
Revision 1.1
225
www.national.com
Instruction Set (
Continued
)
G
CMOVS
Move if Sign
Register, Register/Memory
CMOVNS
Move if Not Sign
Register, Register/Memory
CMP
Compare Integers
Register to Register
Register to Memory
Memory to Register
Immediate to Register/Memory
Immediate to Accumulator
CMPS
Compare String
CMPXCHG
Compare and Exchange
Register1, Register2
Memory, Register
CMPXCHG8B
Compare and Exchange 8 Bytes
CPUID
CPU Identification
CPU_READ
Read Special CPU Register
CPU_WRITE
Write Special CPU Register
CWD
Convert Word to Doubleword
CWDE
Convert Word to Doubleword Extended
DAA
Decimal Adjust AL after Add
DAS
Decimal Adjust AL after Subtract
DEC
Decrement by 1
Register/Memory
Register (short form)
DIV
Unsigned Divide
Accumulator by Register/Memory
Divisor:
Byte
Word
Doubleword
ENTER
Enter New Stack Frame
Level = 0
Level = 1
Level (L) > 1
HLT
Halt
IDIV
Integer (Signed) Divide
Accumulator by Register/Memory
Divisor:
Byte
Word
Doubleword
IMUL
Integer (Signed) Multiply
Accumulator by Register/Memory
Multiplier:
Byte
Word
Doubleword
Register with Register/Memory
Multiplier:
Word
Doubleword
Register/Memory with Immediate to Register2
Multiplier:
Word
Doubleword
IN
Input from I/O Port
Fixed Port
Variable Port
INS
Input String from I/O Port
0F 48 [mod reg r/m]
-
-
-
-
-
-
-
-
-
1
1
r
0F 49 [mod reg r/m]
-
-
-
-
-
-
-
-
-
1
1
r
3 [10dw] [11 reg r/m]
3 [101w] [mod reg r/m]
3 [100w] [mod reg r/m]
8 [00sw] [mod 111 r/m] ###
3 [110w] ###
A [011w]
x
-
-
-
x
x
x
x
x
1
1
1
1
1
6
1
1
1
1
1
6
b
h
x
-
-
-
x
x
x
x
x
b
h
0F B [000w] [11 reg2 reg1]
0F B [000w] [mod reg r/m]
0F C7 [mod 001 r/m]
0F A2
0F 3C
0F 3D
99
98
27
2F
x
-
-
-
x
x
x
x
x
6
6
6
6
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
12
1
1
2
3
2
2
12
1
1
2
3
2
2
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
x
x
-
-
x
x
-
-
x
x
-
-
x
x
-
-
x
x
F [111w] [mod 001 r/m]
4 [1 reg]
x
-
-
-
x
x
x
x
-
1
1
1
1
b
h
F [011w] [mod 110 r/m]
-
-
-
-
x
x
u
u
-
20
29
45
20
29
45
b,e
e,h
C8 ##,#
-
-
-
-
-
-
-
-
-
13
17
13
17
b
h
17+2*L
10
17+2*L
10
F4
-
-
-
-
-
-
-
-
-
l
F [011w] [mod 111 r/m]
-
-
-
-
x
x
u
u
-
20
29
45
20
29
45
b,e
e,h
F [011w] [mod 101 r/m]
x
-
-
-
x
x
u
u
x
4
5
15
4
5
15
b
h
0F AF [mod reg r/m]
5
15
5
15
6 [10s1] [mod reg r/m] ###
6
16
6
16
E [010w] #
E [110w]
6 [110w]
-
-
-
-
-
-
-
-
-
8
8
11
8/22
8/22
11/25
m
-
-
-
-
-
-
-
-
-
b
h,m
Table 8-27. Processor Core Instruction Set Summary (Continued)
Instruction
Opcode
Flags
Real
Mode
Prot’d
Mode
Real
Mode
Prot’d
Mode
O D I
F
F
T
F
S Z
F
A P C
F
F
F
F
F
Clock Count
(Reg/Cache Hit)
Issues