- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382773 > ZPSD601(V)E1 Field Programmable Microcontroller Peripherals with Embedded Micro--Cell(可編程邏輯，零功耗，4K位SRAM,26個可編程I/O,通用PLD有63個輸入) PDF資料下載
參數(shù)資料
| 型號： | ZPSD601(V)E1 |
| 英文描述： | Field Programmable Microcontroller Peripherals with Embedded Micro--Cell(可編程邏輯，零功耗，4K位SRAM,26個可編程I/O,通用PLD有63個輸入) |
| 中文描述： | 現(xiàn)場可編程微控制器外圍設(shè)備和嵌入式微-細(xì)胞（可編程邏輯，零功耗，4K的位的SRAM，26余個可編程輸入/輸出，通用PLD的有63個輸入） |
| 文件頁數(shù)： | 47/98頁 |
| 文件大?。?/td> | 484K |
| 代理商： | ZPSD601(V)E1 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁當(dāng)前第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁
ZPSD6XX(V) Family
12-47
I/O Ports
(cont.)
Port Data Registers
The Port Data Registers, shown in Table 26, are used by the microcontroller to write or
read data to or from the ports. Table 26 shows the register name, the ports having
each register type and microcontroller access for each register. The registers are described
below.
Register Name
Port
MCU Access
Data In
A,B,C,D
Read – the input on pin
Data Out
A,B,C,D
Write/Read
Output Micro
Cell
A,B,C
Read – outputs of Micro
Cells
Write – loading Micro
Cells Flip-Flop
Read – outputs of the Input Micro
Cells
Input Micro
Cell
A,B,C
Enable Out
A,B,C
Read – the output enable control of the port driver
Table 26. Port Data Registers
Data In
Port pins are connected directly to the Data In buffer. In MCU I/O input mode, the pin input
is read through the Data In buffer.
Data Out Register
Stores output data written by the MCU in the MCU I/O output mode. The contents of the
Register are driven out to the pins if the Direction Register or the .oe product term is set to
“1”. The contents of the register can also be read back by the microcontroller.
Output Micro
Cell
The GPLD Output Micro
Cells occupy a location in the microcontroller’s address
space. The microcontroller can read the output of the Micro
Cells. Writing to the
Micro
Cell loads data to the Micro
Cell Flip-Flops. Refer to the ZPLD section for more
detail.
Input Micro
Cell
The Input Micro
Cells can be used to latch or store external inputs. The outputs of
the Input Micro
Cells are routed to the ZPLD input bus and also can be read by the
microcontroller. Refer to the ZPLD section for detailed description.
Enable Out
The Enable Out buffer allows the microcontroller to read the outputs of the “OR” gate that
is the enable input to the port output driver. A “1” indicates the driver is in output mode, a “0”
indicates the driver is in tri-state and the pin is in input mode.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ZPSD603(V)E1 | Field Programmable Microcontroller Peripherals with Embedded Micro--Cell(可編程邏輯，零功耗，4K位SRAM,26個可編程I/O,通用PLD有63個輸入) |
| ZPSD611(V)E1 | Field Programmable Microcontroller Peripherals with Embedded Micro--Cell(可編程邏輯，零功耗，4K位SRAM,26個可編程I/O,通用PLD有63個輸入) |
| ZPSD612(V)E1 | Field Programmable Microcontroller Peripherals with Embedded Micro--Cell(可編程邏輯，零功耗，4K位SRAM,26個可編程I/O,通用PLD有63個輸入) |
| ZPSD613(V)E1 | Field Programmable Microcontroller Peripherals with Embedded Micro--Cell(可編程邏輯，零功耗，4K位SRAM,26個可編程I/O,通用PLD有63個輸入) |
| ZPSD813F1V | Flash In System Programmable Mirocomputer Peripherals(閃速，在系統(tǒng)可編程微控制器外圍器件，1M位閃速存儲器，256K位EEPROM，16K位SRAM) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ZPSD602E1-15L | 制造商:WSI 功能描述: |
| ZPSD611E1-15J | 制造商:WSI 功能描述: |
| ZPSD611E1-15JI | 制造商:WSI 功能描述: |
| ZPSD611E1-15L | 制造商:WSI 功能描述: |
| ZPSD611E1-70L | 制造商:WSI 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。