REV. 1.0.3 4.0 UART CONFIGURATION REGISTERS 4.1 Receive Holding Register (RHR) - R" />
參數(shù)資料
型號： XR17V354IB-0A-EVB
廠商： Exar Corporation
文件頁數(shù)： 41/66頁
文件大?。?/td> 0K
描述： EVAL BOARD FOR XR17V354-A 176BGA
產(chǎn)品培訓(xùn)模塊： PCIe UARTs
標(biāo)準(zhǔn)包裝： 1
主要目的： 接口，UART
嵌入式： 否
已用 IC / 零件： XR17V354
已供物品： 板
其它名稱： 1016-1611
XR17V354IB-0A-EVB-ND
XR17V354
46
HIGH PERFORMANCE QUAD PCI-EXPRESS UART
REV. 1.0.3
4.0 UART CONFIGURATION REGISTERS
4.1
Receive Holding Register (RHR) - Read only
4.2
Transmit Holding Register (THR) - Write only
4.3
Baud Rate Generator Divisors (DLM, DLL and DLD)
DLM[7:0], DLL[7:0] and DLD[3:0]
The Baud Rate Generator (BRG) generates the data rate for the transmitter and receiver. The rate is
programmed through registers DLM, DLL and DLD which are only accessible when LCR bit [7] is set to logic 1.
details.
DLD[7]: RS-485 Polarity
Logic 0 = The Auto RS-485 Half-duplex direction control pin will be HIGH for TX and LOW for RX.
Logic 1 = The Auto RS-485 Half-duplex direction control pin will be LOW for TX and HIGH for RX.
DLD[6]: Multi-drop Mode
Logic 0 = Normal mode.
Logic 1 = Enable Multi-drop mode.
DLD[5]: XON/XOFF Parity Check
Logic 0 = XON/XOFF characters are valid flow control characters even if they have parity errors.
Logic 1 = XON/XOFF characters are not valid flow control characters if they have parity errors.
DLD[4]: Fast IR Mode
Logic 0 = If IR mode is enabled, IR pulsewidth will be 3/16th of bit time.
Logic 1 = If IR mode is enabled, IR pulsewidth will be 1/4th of bit time.
4.4
Interrupt Enable Register (IER) - Read/Write
The Interrupt Enable Register (IER) masks the interrupts from receive data ready, transmit empty, line status
and modem status registers. These interrupts are reported in the Interrupt Status Register (ISR) and also
encoded in INT (INT0-INT3) register in the Device Configuration Registers.
4.4.1
IER versus Receive FIFO Interrupt Mode Operation
When the receive FIFO (FCR bit [0] = logic 1) and receive interrupts (IER bit [0] = logic 1) are enabled, the
RHR interrupts (see ISR bits [4:3]) status will reflect the following:
A. The receive data available interrupts are issued to the host when the FIFO has reached the programmed
trigger level. It will be cleared when the FIFO drops below the programmed trigger level.
B. FIFO level will be reflected in the ISR register when the FIFO trigger level is reached. Both the ISR register
status bit and the interrupt will be cleared when the FIFO drops below the trigger level.
C. The receive data ready bit (LSR bit [0]) is set as soon as a character is transferred from the shift register to
the receive FIFO. It is reset when the FIFO is empty.
相關(guān)PDF資料
PDF描述
202A196-3-0 BOOT MOLDED
570-002-734-100 ASSEMBLY PLUG 2POS WATERPROOF
LMR040-0700-CCF9-2KIT4X KIT DEV LMR040-0700, 230V
322A024-25-0 BOOT MOLDED
0210490393 CABLE JUMPER 1.25MM .102M 32POS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XR17V354IB176-F 功能描述:UART 接口集成電路 4 Channel PCIe UART w/256 Byte FIFO RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
XR17V354IB-E4-EVB 功能描述:界面開發(fā)工具 Eval Board for XR17V354IB-E4 RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V
XR17V354IB-E8-EVB 功能描述:界面開發(fā)工具 Eval Board for XR17V354IB-E8 RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V
XR17V358 制造商:EXAR 制造商全稱:EXAR 功能描述:HIGH PERFORMANCE OCTAL PCI EXPRESS UART
XR17V358IB-0A-EVB 功能描述:界面開發(fā)工具 Eval Board for XR17V358IB-0A RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*