參數(shù)資料
型號: XR17L154CV
元件分類: 通信、網(wǎng)絡模塊及開發(fā)工具
英文描述: Telecomm/Datacomm
中文描述: 電信/數(shù)據(jù)通信
文件頁數(shù): 33/58頁
文件大小: 676K
代理商: XR17L154CV
XR17L154
3.3V PCI BUS QUAD UART
REV. 1.0.0
á
33
IER[3]: Modem Status Interrupt Enable
Logic 0 = Disable the modem status register interrupt (default).
Logic 1 = Enable the modem status register interrupt.
IER[4]: Reserved
.
IER[5]: Xoff Interrupt Enable (requires EFR bit-4=1)
Logic 0 = Disable the software flow control, receive Xoff interrupt. (default)
Logic 1 = Enable the software flow control, receive Xoff interrupt. See Software Flow Control section for
details.
IER[6]: RTS# Output Interrupt Enable (requires EFR bit-4=1)
Logic 0 = Disable the RTS# interrupt. (default).
Logic 1 = Enable the RTS# interrupt. The UART issues an interrupt when the RTS# output pin makes a
transition.
IER[7]: CTS# Input Interrupt Enable (requires EFR bit-4=1)
Logic 0 = Disable the CTS# interrupt. (default).
Logic 1 = Enable the CTS# interrupt. The UART issues an interrupt when CTS# input pin makes a transition.
Interrupt Status Register (ISR)
The UART provides multiple levels of prioritized interrupts to minimize external software interaction. The
Interrupt Status Register (ISR) provides the user with six interrupt status bits. Performing a read cycle on the
ISR will give the user the current highest pending interrupt level to be serviced, others queue up for next
service. No other interrupts are acknowledged until the pending interrupt is serviced. The Interrupt Source
Table,
Table 12
, shows the data values (bit 0-5) for the six prioritized interrupt levels and the interrupt sources
associated with each of these interrupt levels.
Interrupt Generation:
LSR is by any of the LSR bits 1, 2, 3 and 4.
RXRDY is by RX trigger level.
RXRDY Time-out is by the a 4-char plus 12 bits delay timer if data doesn’t reach FIFO trigger level.
TXRDY is by LSR bit-5 in the non-FIFO mode, TX trigger level setting in the FIFO mode (or bit-6 in auto
RS485 control).
MSR is by any of the MSR bits, 0, 1, 2 and 3.
Receive Xon
/
Xoff/Special character is by detection of a Xon, Xoff or Special character.
CTS#/DSR# is by a change of state on the input pin with auto flow control enabled, EFR bit-7, and depending
on selection on MCR bit-2.
RTS#/DTR# is when its receiver changes the state of the output pin during auto RTS/DTR flow control
enabled by EFR bit-6 and selection of MCR bit-2.
Interrupt Clearing:
LSR interrupt is cleared by a read to the LSR register.
RXRDY interrupt is cleared by reading data until FIFO falls below the trigger level.
RXRDY Time-out interrupt is cleared by emptying the RX FIFO.
TXRDY interrupt is cleared by a read to the ISR register.
MSR interrupt is cleared by a read to the MSR register.
Xon, Xoff or Special character interrupt is cleared by a read to ISR register.
相關(guān)PDF資料
PDF描述
XR17L154IV Telecomm/Datacomm
XR-2011CN Septuple Peripheral Driver
XR-2012CN Septuple Peripheral Driver
XR-2013CN Septuple Peripheral Driver
XR-2014CN Septuple Peripheral Driver
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XR17L154IV 制造商:EXAR 制造商全稱:EXAR 功能描述:3.3V PCI BUS QUAD UART
XR17V252 制造商:EXAR 制造商全稱:EXAR 功能描述:66 MHZ PCI BUS DUAL UART WITH POWER MANAGEMENT SUPPORT
XR17V252_08 制造商:EXAR 制造商全稱:EXAR 功能描述:66 MHZ PCI BUS DUAL UART WITH POWER MANAGEMENT SUPPORT
XR17V252IM 功能描述:UART 接口集成電路 66MHz Dual PCI UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
XR17V252IM-0A-EVB 功能描述:UART 接口集成電路 Supports V252 100 ld TQFP, PCI Interface RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel