參數(shù)資料
型號(hào)： XC3S400AN-5FTG256C
廠商： Xilinx Inc
文件頁數(shù)： 59/123頁
文件大?。?/td> 0K
描述： IC FPGA SPARTAN-3AN 256FTBGA
標(biāo)準(zhǔn)包裝： 90
系列： Spartan®-3AN
LAB/CLB數(shù)： 896
邏輯元件/單元數(shù)： 8064
RAM 位總計(jì)： 368640
輸入/輸出數(shù)： 195
門數(shù)： 400000
電源電壓： 1.14 V ~ 1.26 V
安裝類型： 表面貼裝
工作溫度： 0°C ~ 85°C
封裝/外殼： 256-LBGA
供應(yīng)商設(shè)備封裝： 256-FTBGA
Spartan-3AN FPGA Family: DC and Switching Characteristics
DS557 (v4.1) April 1, 2011
Product Specification
40
LVCMOS12
Slow
2 mA
7.14
ns
4 mA
4.87
ns
6 mA
5.67
ns
Fast
2 mA
6.77
ns
4 mA
5.02
ns
6 mA
4.09
ns
QuietIO
2 mA
50.76
ns
4 mA
43.17
ns
6 mA
37.31
ns
PCI33_3
0.34
ns
PCI66_3
0.34
ns
HSTL_I
0.78
ns
HSTL_III
1.16
ns
HSTL_I_18
0.35
ns
HSTL_II_18
0.30
ns
HSTL_III_18
0.47
ns
SSTL18_I
0.40
ns
SSTL18_II
0.30
ns
SSTL2_I
0
ns
SSTL2_II
–
0.05
–
0.05
ns
SSTL3_I
0
ns
SSTL3_II
0.17
ns
Table 29: Output Timing Adjustments for IOB (Cont’d)
Convert Output Time from
LVCMOS25 with 12 mA Drive
and Fast Slew Rate to the
Following Signal Standard
(IOSTANDARD)
Add the
Adjustment Below
Units
Speed Grade
-5
-4
Differential Standards
LVDS_25
1.16
ns
LVDS_33
0.46
ns
BLVDS_25
0.11
ns
MINI_LVDS_25
0.75
ns
MINI_LVDS_33
0.40
ns
LVPECL_25
Input Only
LVPECL_33
RSDS_25
1.42
ns
RSDS_33
0.58
ns
TMDS_33
0.46
ns
PPDS_25
1.07
ns
PPDS_33
0.63
ns
DIFF_HSTL_I_18
0.43
ns
DIFF_HSTL_II_18
0.41
ns
DIFF_HSTL_III_18
0.36
ns
DIFF_HSTL_I
1.01
ns
DIFF_HSTL_III
0.54
ns
DIFF_SSTL18_I
0.49
ns
DIFF_SSTL18_II
0.41
ns
DIFF_SSTL2_I
0.82
ns
DIFF_SSTL2_II
0.09
ns
DIFF_SSTL3_I
1.16
ns
DIFF_SSTL3_II
0.28
ns
Notes:
1.
The numbers in this table are tested using the methodology
presented in Table 30 and are based on the operating conditions
2.
These adjustments are used to convert output- and
three-state-path times originally specified for the LVCMOS25
standard with 12 mA drive and Fast slew rate to times that
correspond to other signal standards. Do not adjust times that
measure when outputs go into a high-impedance state.
3.
Note that 16 mA drive is faster than 24 mA drive for the Slow slew
rate.
Table 29: Output Timing Adjustments for IOB (Cont’d)
Convert Output Time from
LVCMOS25 with 12 mA Drive
and Fast Slew Rate to the
Following Signal Standard
(IOSTANDARD)
Add the
Adjustment Below
Units
Speed Grade
-5
-4
相關(guān)PDF資料
PDF描述
24LC024T-E/MC IC EEPROM 2KBIT 400KHZ 8DFN
XA2S100E-6TQ144I IC FPGA SPARTAN-IIE 144TQFP
24LC024-E/MC IC EEPROM 2KBIT 400KHZ 8DFN
24LC025-E/MC IC EEPROM 2KBIT 400KHZ 8DFN
XC6SLX9-L1FT256I IC FPGA SPARTAN 6 256FTGBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC3S5000-4FG1156C 制造商:Rochester Electronics LLC 功能描述: 制造商:Xilinx 功能描述:
XC3S5000-4FG1156CES 制造商:Xilinx 功能描述:
XC3S5000-4FG1156I 制造商:Xilinx 功能描述:
XC3S5000-4FG676C 制造商:Xilinx 功能描述:FPGA SPARTAN-3 5M GATES 74880 CELLS 630MHZ 1.2V 676FBGA - Trays
XC3S5000-4FG676I 制造商:Xilinx 功能描述:FPGA SPARTAN-3 5M GATES 74880 CELLS 630MHZ 1.2V 676FBGA - Trays
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*