- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359439 > VT82C586A (Electronic Theatre Controls, Inc.) PIC Integrated Peripheral Controller PDF資料下載
參數(shù)資料
| 型號： | VT82C586A |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | PIC Integrated Peripheral Controller |
| 中文描述： | 石化整合的周邊控制器 |
| 文件頁數(shù)： | 22/43頁 |
| 文件大?。?/td> | 215K |
| 代理商： | VT82C586A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁
9,$7HFKQRORJLHV,QF
VT82C586A
Preliminary Revision 0.1
October 13, 1996
-
16-
Register Descriptions
Register Descriptions
VIA-Specific I/O Ports
A8/A9 is a VIA-legacy I/O index/data pair. Chipset registers
in earlier VIA chipsets were accessed using this mechanism.
These registers are the only remaining functions accessed in
this way (norte: in future ACPI-capable versions of the
82C586A chip, access to these functions will be defined by
ACPI so the A8/A9 mechanism will no longer be used).
These functions are accessed by writing the indicated offset
(C8h or C9h) to I/O port A8h then writing the desired data to
I/O port A9h.
Port A8/A9 Offset C8h - General Purpose Output Port 0
These bits are controlled by PCW0 for latching data in an
external 373 latch. A 1-0-1 pulse is generated on PCW0 when
this port is written and the contents of this register appear on
the indicated bits of the ISA SD bus.
7-0
SD15-8
Port A8/A9 Offset C9h - General Purpose Output Port 1
These bits are controlled by PCW1 for latching data in an
external 373 latch. A 1-0-1 pulse is generated on PCW1 when
this port is written and the contents of this register appear on
the indicated bits of the ISA SD bus.
7-0
SD15-8
Legacy I/O Ports
This group of registers includes the DMA Controllers,
Interrupt Controllers, and Timer/Counters as well as a number
of miscellaneous ports originally implemented using discrete
logic on original PC/AT motherboards. All of the registers
listed are integrated on-chip. These registers are implemented
in a precise manner for backwards compatibility with previous
generations of PC hardware. These registers are listed for
information purposes only. Detailed descriptions of the
actions and programming of these registers are included in
numerous
industry
publications
information here is beyond the scope of this document). All of
these registers reside in I/O space.
(duplication
of
that
Port 61 - Misc Functions & Speaker Control ................. RW
7
Reserved
........................................always reads 0
6
IOCHCK# Active
.................................................RO
This bit is set when the ISA bus IOCHCK# signal is
asserted. Once set, this bit may be cleared by setting
bit-3 of this register. Bit-3 should be cleared to
enable recording of the next IOCHCK#. IOCHCK#
generates NMI to the CPU if NMI is enabled.
5
Timer/Counter 2 Output
......................................RO
This bit reflects the output of Timer/Counter 2
without any synchronization.
4
Refresh Detected
...................................................RO
This bit toggles on every rising edge of the ISA bus
REFRESH# signal.
3
IOCHCK# Disable
...............................................RW
0
Enable IOCHCK# assertions.................default
1
Force IOCHCK# inactive and clear any
“IOCHCK# Active” condition in bit-6
2
Reserved
........................................RW, default=0
1
Speaker Enable
....................................................RW
0
Disable...................................................default
1
Enable Timer/Ctr 2 output to drive SPKR pin
0
Timer/Counter 2 Enable
.....................................RW
0
Disable...................................................default
1
Enable Timer/Counter 2
Port 92h - System Control ............................................... RW
7-6
Hard Disk Activity LED Status
0
Off
....................................................default
1-3 On
5-4
Reserved
........................................always reads 0
3
Power-On Password Bytes Inaccessable
..default=0
2
Reserved
........................................always reads 0
1
A20 Address Line Enable
0
A20 disabled / forced 0 (real mode)......default
1
A20 address line enabled
0
High Speed Reset
0
Normal
1
Briefly pulse system reset to switch from
protected mode to real mode
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VT82C586B | PCI INTEGRATED PERIPHERAL CONTROLLER |
| VT82C686A | PCI SUPER-I/O INTEGRATED PERIPHERAL CONTROLLER |
| vt82c693 | APOLLO PRO-PLUS |
| VT8371 | KX133 ATHLON NORTH BRIDGE |
| VT83A333 | |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| VT82C586B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCI INTEGRATED PERIPHERAL CONTROLLER |
| VT82C596 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MOBILE PCI INTEGRATED PERIPHERAL CONTROLLER |
| VT82C596A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MOBILE PCI INTEGRATED PERIPHERAL CONTROLLER |
| VT82C596B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCI INTEGRATED PERIPHERAL CONTROLLER |
| VT82C598MVP | 制造商:Via Technologies Inc 功能描述:SYSTEM CONTROLLER, 476 Pin, BGA |
發(fā)布緊急采購，3分鐘左右您將得到回復。