- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359431 > VSC8117QP1 (VITESSE SEMICONDUCTOR CORP) GIGATRUE 550 CAT6 PATCH 25 FT, SNAGLESS, BLUE PDF資料下載
參數(shù)資料
| 型號： | VSC8117QP1 |
| 廠商： | VITESSE SEMICONDUCTOR CORP |
| 元件分類： | 數(shù)字傳輸電路 |
| 英文描述： | GIGATRUE 550 CAT6 PATCH 25 FT, SNAGLESS, BLUE |
| 中文描述： | TRANSCEIVER, PQFP64 |
| 封裝： | 10 X 10 MM, HEAT SPREADER, PLASTIC, QFP-64 |
| 文件頁數(shù)： | 7/22頁 |
| 文件大?。?/td> | 406K |
| 代理商： | VSC8117QP1 |
G52221-0, Rev. 4.1
1/8/00
VITESSE
SEMICONDUCTOR CORPORATION
741 Calle Plano, Camarillo, CA 93012 805/388-3700 FAX: 805/987-5896
Page 7
VITESSE
Data Sheet
VSC8117
ATM/SONET/SDH 622/155 Mb/s Transceiver Mux/Demux
with Integrated Clock Generation and Clock Recovery
Good analog design practices should be applied to the board design for these external components. Tightly
controlled analog ground and power planes should be provided for the PLL portion of the circuitry. The dedi-
cated PLL power (VDDA) and ground (VSSA) pins should have quiet supply planes to minimize jitter genera-
tion within the clock synthesis unit. This is accomplished by either using a ferrite bead or a C-L-C choke (
π
filter) on the (VDDA) power pins. Note: Vitesse recommends a (
π
filter) C-L-C choke over using a ferrite bead.
All ground planes should be tied together using multiple vias.
Reference Clocks
To improve jitter performance and to provide flexibility, an additional differential PECL reference clock
input is provided. This reference clock is internally XNOR’d with a TTL reference clock input to generate the
reference for the CMU. Vitesse recommends using the differential PECL input and tieing the unused TTL refer-
ence clock low. If the TTL reference clock is used the positive side of the differential PECL reference clock
“REFCLKP+” should be tied to ground. “REFCLKP+/-” are internally biased with on-chip resistors to 1.65(for
3.3V case) volts, see figure 13 for schematic of internal biasing of differential I/O’s.
The CRU has the option of either using the CMU’s reference clock or its own independent reference clock
“CRUREFCLK”. This is accomplished with the control signal “CRUREFSEL”. The “CRUREFCLK” should be
used if the system is being operated in either a regeneration or looptiming mode. In either of these modes the
quality of the “CRUREFCLK” is not a concern, thus it can be driven by a simple 77.76MHz crystal, the key is
its’ independent of the CMU’s reference clock.
Table 1: Recommended External Capacitor Values
Figure 6: External Integrator Capacitor
Reference
Frequency
[MHz]
Divide Ratio
CP
CN
Type
Size
Tol.
19.44
77.76
32
8
0.1
0.1
0.1
0.1
X7R
X7R
0603/0805
0603/0805
+/-10%
+/-10%
+
-
CP1
CP2
CN1
CN2
CP = 0.1
μ
F
CN = 0.1
μ
F
相關PDF資料 |
PDF描述 |
|---|---|
| VSC8117QP2 | GIGATRUE 550 CAT6 PATCH 30 FT. SNAGLESS BLUE |
| VSC8121QI | 2.488GHz SONET/SDH Clock Generator |
| VSC8121 | 2.488GHz SONET/SDH Clock Generator |
| VSC8122 | Multi-Rate SONET/SDH Clock and Data Recovery IC |
| VSC8122QP | Multi-Rate SONET/SDH Clock and Data Recovery IC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| VSC8117QP2 | 制造商:VITESSE 制造商全稱:Vitesse Semiconductor Corporation 功能描述:ATM/SONET/SDH 622/155 Mb/s Transceiver Mux/Demux with Integrated Clock Generation and Clock Recovery |
| VSC8121 | 制造商:VITESSE 制造商全稱:Vitesse Semiconductor Corporation 功能描述:2.488GHz SONET/SDH Clock Generator |
| VSC8121QI | 制造商:Vitesse Semiconductor Corporation 功能描述: |
| VSC8122 | 制造商:VITESSE 制造商全稱:Vitesse Semiconductor Corporation 功能描述:Multi-Rate SONET/SDH Clock and Data Recovery IC |
| VSC8122QP | 制造商:Vitesse Semiconductor Corporation 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。