- 您現在的位置：買賣IC網 > PDF目錄359429 > VSC7216-01 (VITESSE SEMICONDUCTOR CORP) Multi-Gigabit Interconnect Chip PDF資料下載
參數資料
| 型號： | VSC7216-01 |
| 廠商： | VITESSE SEMICONDUCTOR CORP |
| 元件分類： | 通信及網絡 |
| 英文描述： | Multi-Gigabit Interconnect Chip |
| 中文描述： | SPECIALTY TELECOM CIRCUIT, PBGA256 |
| 封裝： | 27 MM, BGA-256 |
| 文件頁數： | 14/38頁 |
| 文件大小： | 561K |
| 代理商： | VSC7216-01 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁
VSC7216-01
Multi-Gigabit Interconnect Chip
Multi-Gigabit Interconnect Chip
Preliminary Data Sheet
VITESSE
Page 14
G52352-0, Rev 3.2
05/05/01
VITESSE
SEMICONDUCTOR CORPORATION
741 Calle Plano
Camarillo, CA 93012
Tel: (800) VITESSE
FAX: (805) 987-5896
Email: prodinfo@vitesse.com
Internet: www.vitesse.com
The logic used to align the four receive channels and/or insert and delete IDLE characters to compensate
for REFCLK variations between transmitting and receiving devices is disabled when ENDEC is LOW. In order
for this mode of operation to function without errors, the word clock source as selected by RMODE(1:0) must
be frequency-locked to the REFCLK of the remote transmitting device in each channel. This is guaranteed
when RMODE(1:0) = 11. For other choices of RMODE(1:0), the frequency-locked condition must be
guaranteed by system design. When DUAL is HIGH and RMODE(1:0) = 10 or 11, the character containing the
‘
0011111xxx
’
“
Comma
”
pattern is aligned to RCLKn/RCLKNn in each channel so that COMDET will be
asserted on the falling edge of RCLKn (rising edge of RCLKNn). This is done by adjusting the latency through
the elastic buffer; the recovered clock is never stretched or slivered. When the
“
Comma
”
pattern changes the
framing boundary, data characters prior to the assertion of COMDET on the falling edge of RCLKn may be
corrupted.
Receiver State Machine
Each channel contains a Loss of Synchronization State Machine (LSSM) which is responsible for detecting
and handling loss of bit, channel, word and word clock synchronization in a controlled manner. There are three
states in the LSSM: LOSS_OF_SYNC, RESYNC, and SYNC_ACQUIRED as shown in the state diagram of
Figure 9. The RESYNC state is entered when a 10-bit word has been received which contains the 7-bit Comma
pattern (e.g., a K28.5 IDLE character). After entering the RESYNC state, the VSC7216-01 will stay in it until a
valid, non-Comma transmission is received, then it transitions to the SYNC_ACQUIRED state indicating a
normal operating condition. The RESYNC state is re-entered if four consecutive
“
Commas
”
are received or if a
single
“
Comma
”
is received that changes the 10B character framing boundary. The LOSS_OF_SYNC state is
entered whenever four consecutive invalid transmissions have been detected or when the occurrences of invalid
transmission outnumber those of valid transmission by four. The relative occurrences of invalid verses valid
transmissions are monitored with a simple up/down counter that increments when an invalid transmission is
detected and decrements otherwise. The LSSM transitions to the LOSS_OF_SYNC state when the counter
reaches four, and the counter is reset. A state diagram for the invalid transmission counter is shown in
Figure 10. The VSC7216-01 receiver will stay in the LOSS_OF_SYNC state until a valid
“
Comma
”
pattern is
detected. Note that the RESYNC state is entered whenever the 10B framing boundary is changed, and whenever
the Word Sync Sequence is received. When ENDEC is LOW, the ERRn, KCHn and IDLEn outputs are re-
defined and the decoder and associated LSSM logic in each channel is unused.
相關PDF資料 |
PDF描述 |
|---|---|
| VSC7216-02 | 740; 38000/740 Series; Microcontroller; Bit Size: 8-bit; ROM: 60K; RAM: 2048; ROM Type: Mask ROM; CPU: 740 core; Minimum Instruction Execution Time (ns): 240 (@16.8MHz); Operating Frequency / Supply Voltage: 1.8 to 5.5V; Operating Ambient Temperature (°C): -20 to 85; Package Code: PLQP0064GA-A (64P6U-A) |
| VSC7217 | Multi-Gigabit Interconnect Chip |
| VSC7226 | 740; 38000/740 Series; Microcontroller; Bit Size: 8-bit; ROM: 60K; RAM: 2048; ROM Type: Mask ROM; CPU: 740 core; Minimum Instruction Execution Time (ns): 240 (@16.8MHz); Operating Frequency / Supply Voltage: 1.8 to 5.5V; Operating Ambient Temperature (°C): -20 to 85; Package Code: PRDP0064BA-A (64P4B) |
| VSC7251 | PCI-Express Serial Attached SCSI Single Chip RAID Controller |
| VSC7280 | 740; 38000/740 Series; Microcontroller; Bit Size: 8-bit; ROM: 60K; RAM: 2048; ROM Type: Mask ROM; CPU: 740 core; Minimum Instruction Execution Time (ns): 240 (@16.8MHz); Operating Frequency / Supply Voltage: 1.8 to 5.5V; Operating Ambient Temperature (°C): -20 to 85; Package Code: PTLG0064JA-A (64F0G) |
相關代理商/技術參數 |
參數描述 |
|---|---|
| VSC7216-02 | 制造商:VITESSE 制造商全稱:Vitesse Semiconductor Corporation 功能描述:02 Low Power Quad 1.25Gb/s Backplane Transceiver |
| VSC7216UC-01 | 制造商:VITESSE 制造商全稱:Vitesse Semiconductor Corporation 功能描述:Multi-Gigabit Interconnect Chip |
| VSC7216UC-02 | 功能描述:IC TXRX BACKPLANE QUAD 256-BGA RoHS:否 類別:集成電路 (IC) >> 接口 - 驅動器，接收器，收發(fā)器 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:25 系列:- 類型:收發(fā)器 驅動器/接收器數:2/2 規(guī)程:RS232 電源電壓:4.5 V ~ 5.5 V 安裝類型:通孔 封裝/外殼:16-DIP（0.300"，7.62mm） 供應商設備封裝:16-PDIP 包裝:管件 |
| VSC7216UC-06 | 功能描述:IC TXRX BACKPLANE QUAD 256-BGA RoHS:否 類別:集成電路 (IC) >> 接口 - 驅動器，接收器，收發(fā)器 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:25 系列:- 類型:收發(fā)器 驅動器/接收器數:2/2 規(guī)程:RS232 電源電壓:4.5 V ~ 5.5 V 安裝類型:通孔 封裝/外殼:16-DIP（0.300"，7.62mm） 供應商設備封裝:16-PDIP 包裝:管件 |
| VSC7216XUC-02 | 功能描述:4/4 Transceiver IEEE 802.3 制造商:microsemi - ent 系列:- 包裝:托盤 零件狀態(tài):過期 類型:收發(fā)器 協(xié)議:IEEE 802.3 驅動器/接收器數:4/4 雙工:* 接收器滯后:* 數據速率:* 電壓 - 電源:2.375 V ~ 2.625 V 工作溫度:* 安裝類型:表面貼裝 封裝/外殼:256-BGA 供應商器件封裝:* 標準包裝:40 |
發(fā)布緊急采購，3分鐘左右您將得到回復。