- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359429 > VSC7216-01 (VITESSE SEMICONDUCTOR CORP) Multi-Gigabit Interconnect Chip PDF資料下載
參數(shù)資料
| 型號： | VSC7216-01 |
| 廠商： | VITESSE SEMICONDUCTOR CORP |
| 元件分類： | 通信及網(wǎng)絡(luò) |
| 英文描述： | Multi-Gigabit Interconnect Chip |
| 中文描述： | SPECIALTY TELECOM CIRCUIT, PBGA256 |
| 封裝： | 27 MM, BGA-256 |
| 文件頁數(shù)： | 11/38頁 |
| 文件大?。?/td> | 561K |
| 代理商： | VSC7216-01 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁
Preliminary Datasheet
VSC7216-01
Multi-Gigabit Interconnect Chip
VITESSE
G52352-0, Rev 3.2
05/05/01
Page 11
VITESSE
SEMICONDUCTOR CORPORATION
741 Calle Plano
Camarillo, CA 93012
Tel: (800) VITESSE
FAX: (805) 987-5896
Email: prodinfo@vitesse.com
Internet: www.vitesse.com
The data coming from the decoder is clocked into the elastic buffer by the recovered clock from the
channel
’
s CRU. The data is clocked out of the elastic buffers with word clock. If the transmitting device
’
s
REFCLK is not precisely frequency-locked to a receive channel
’
s word clock, the channel
’
s elastic buffer will
tend to gradually fill or empty as the recovered clock (which is by definition frequency-locked to the
transmitter
’
s REFCLK) steadily drifts in phase relative to the word clock.
In order to accommodate frequency differences between a transmitter
’
s REFCLK and the word clock, the
VSC7216-01 can automatically perform rate matching by either deleting or duplicating IDLE characters. The
FLOCK input must be LOW to enable rate matching which, based on how the WSI input is connected, can
either be performed in each channel individually or can be performed in parallel across a group of channels that
are word-aligned. This is discussed in detail in the
Word Alignment
section below. It is the user
’
s responsibility
to ensure that the frequency at which IDLEs are simultaneously transmitted on each channel accommodates the
frequency differences, if any, in their system architecture. Not meeting the IDLE density requirements could
result in Underrun/Overrun Errors. However, the use of a continuous stream of IDLE characters should be
avoided when rate matching is enable. The IDLE addition/deletion logic relies on the status bits (see Table 8 for
details) to identify K28.5 IDLE characters. The use of continuous IDLE characters will force the VSC7216-01
into the RESYNC state (see Figure 9) resulting in a status bit sequence which the addition/deletion logic does
not recognize as an IDLE character.
The elastic buffer is designed to allow a maximum phase drift of +2 or -2 serial clock bit times between re-
synchronizations, which sets a limit on the maximum data
“
packet
”
length allowed between IDLEs. This
maximum packet length depends on the frequency difference between the transmitting and receiving device
’
s
REFCLKs. Let
represent phase drift in bit times, and let
drift. Limiting phase drift to two bit times means the following inequality must be satisfied:
represent one full 10-bit character of phase
(1)
Let
L
be the number of 10-bit characters transmitted, and let
f
be the frequency offset in ppm. The total
phase drift in bit times is given by:
f
10
6
(
)
2
π
×
=
(2)
A simple expression for maximum packet length as a function of frequency offset is derived by substituting
(2) in (1) and solving for
L
:
10
6
×
(
)
f
≤
(3)
As an example, if the frequency offset is 200ppm, the maximum packet length should not be more than 1K
bytes. To increase the maximum packet length
L
, decrease the frequency offset
f
. Please note that if only one
K28.5 is transmitted between
“
packets
”
of data, it might be dropped during compensation for phase drift. If the
user must have at least one K28.5 between these two packets, then two K28.5s must be transmitted.
Word Alignment
The VSC7216-01 performs channel-to-channel word alignment. In this mode of operation, if the data from
all four channels on the transmitting VSC7216-01 (e.g., the 4 Tn(7:0) busses) is viewed as a 32-bit word, then
the receiving VSC7216-01 will recover an identical word. For example, if a transmit pattern was
‘
ABCD
’
,
φ
2
π
φ
0.2
2
π
×
(
)
≤
φ
L
L
0.2
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VSC7216-02 | 740; 38000/740 Series; Microcontroller; Bit Size: 8-bit; ROM: 60K; RAM: 2048; ROM Type: Mask ROM; CPU: 740 core; Minimum Instruction Execution Time (ns): 240 (@16.8MHz); Operating Frequency / Supply Voltage: 1.8 to 5.5V; Operating Ambient Temperature (°C): -20 to 85; Package Code: PLQP0064GA-A (64P6U-A) |
| VSC7217 | Multi-Gigabit Interconnect Chip |
| VSC7226 | 740; 38000/740 Series; Microcontroller; Bit Size: 8-bit; ROM: 60K; RAM: 2048; ROM Type: Mask ROM; CPU: 740 core; Minimum Instruction Execution Time (ns): 240 (@16.8MHz); Operating Frequency / Supply Voltage: 1.8 to 5.5V; Operating Ambient Temperature (°C): -20 to 85; Package Code: PRDP0064BA-A (64P4B) |
| VSC7251 | PCI-Express Serial Attached SCSI Single Chip RAID Controller |
| VSC7280 | 740; 38000/740 Series; Microcontroller; Bit Size: 8-bit; ROM: 60K; RAM: 2048; ROM Type: Mask ROM; CPU: 740 core; Minimum Instruction Execution Time (ns): 240 (@16.8MHz); Operating Frequency / Supply Voltage: 1.8 to 5.5V; Operating Ambient Temperature (°C): -20 to 85; Package Code: PTLG0064JA-A (64F0G) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| VSC7216-02 | 制造商:VITESSE 制造商全稱:Vitesse Semiconductor Corporation 功能描述:02 Low Power Quad 1.25Gb/s Backplane Transceiver |
| VSC7216UC-01 | 制造商:VITESSE 制造商全稱:Vitesse Semiconductor Corporation 功能描述:Multi-Gigabit Interconnect Chip |
| VSC7216UC-02 | 功能描述:IC TXRX BACKPLANE QUAD 256-BGA RoHS:否 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:25 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:4.5 V ~ 5.5 V 安裝類型:通孔 封裝/外殼:16-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:16-PDIP 包裝:管件 |
| VSC7216UC-06 | 功能描述:IC TXRX BACKPLANE QUAD 256-BGA RoHS:否 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:25 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:4.5 V ~ 5.5 V 安裝類型:通孔 封裝/外殼:16-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:16-PDIP 包裝:管件 |
| VSC7216XUC-02 | 功能描述:4/4 Transceiver IEEE 802.3 制造商:microsemi - ent 系列:- 包裝:托盤 零件狀態(tài):過期 類型:收發(fā)器 協(xié)議:IEEE 802.3 驅(qū)動器/接收器數(shù):4/4 雙工:* 接收器滯后:* 數(shù)據(jù)速率:* 電壓 - 電源:2.375 V ~ 2.625 V 工作溫度:* 安裝類型:表面貼裝 封裝/外殼:256-BGA 供應(yīng)商器件封裝:* 標準包裝:40 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。