
Preliminary User’s Manual U16228EJ1V0UD
19
LIST OF FIGURES (4/9)
Figure No.
Title
Page
7-3
Format of Timer Clock Selection Register 50 (TCL50)................................................................................. 189
7-4
Format of Timer Clock Selection Register 51 (TCL51)................................................................................. 190
7-5
Format of 8-Bit Timer Mode Control Register 50 (TMC50) .......................................................................... 191
7-6
Format of 8-Bit Timer Mode Control Register 51 (TMC51) .......................................................................... 192
7-7
Format of Port Mode Register 1 (PM1) ........................................................................................................ 194
7-8
Format of Port Mode Register 3 (PM3) ........................................................................................................ 194
7-9
Interval Timer Operation Timing................................................................................................................... 195
7-10
External Event Counter Operation Timing (with Rising Edge Specified) ...................................................... 197
7-11
Square-Wave Output Operation Timing ....................................................................................................... 199
7-12
PWM Output Operation Timing .................................................................................................................... 201
7-13
Timing of Operation with CR5n Changed..................................................................................................... 202
7-14
8-Bit Timer Counter 5n Start Timing............................................................................................................. 202
8-1
Block Diagram of 8-Bit Timer H0.................................................................................................................. 203
8-2
Block Diagram of 8-Bit Timer H1.................................................................................................................. 204
8-3
Format of 8-Bit Timer H Mode Register 0 (TMHMD0) .................................................................................. 205
8-4
Format of 8-Bit Timer H Mode Register 1 (TMHMD1) .................................................................................. 206
8-5
Format of 8-Bit Timer H Carrier Control Register 1 (TMCYC1) .................................................................... 207
8-6
Register Setting in Interval Timer Mode ....................................................................................................... 208
8-7
Timing of Interval Timer Operation............................................................................................................... 209
8-8
Register Setting in PWM Pulse Generator Mode ......................................................................................... 211
8-9
Operation Timing in PWM Pulse Generator Mode ....................................................................................... 213
8-10
Example of Connection Between 8-Bit Timer H1 and 8-Bit Timer/Event Counter 51 ................................... 217
8-11
Transfer Timing ............................................................................................................................................ 218
8-12
Register Setting in Carrier Generator Mode ................................................................................................. 219
8-13
Carrier Generator Mode Operation Timing................................................................................................... 221
9-1
Watch Timer Block Diagram......................................................................................................................... 224
9-2
Format of Watch Timer Operation Mode Register (WTM)............................................................................ 227
9-3
Operation Timing of Watch Timer/Interval Timer.......................................................................................... 230
10-1
Block Diagram of Watchdog Timer............................................................................................................... 233
10-2
Format of Watchdog Timer Mode Register (WDTM) .................................................................................... 234
10-3
Format of Watchdog Timer Enable Register (WDTE) .................................................................................. 235
10-4
Operation in STOP Mode (CPU Clock and WDT Operation Clock: X1 Input Clock) .................................... 238
10-5
Operation in STOP Mode (CPU Clock: X1 Input Clock, WDT Operation Clock: Ring-OSC Clock) ............. 238
10-6
Operation in STOP Mode (CPU Clock: Ring-OSC Clock, WDT Operation Clock: X1 Input Clock) .............. 239
10-7
Operation in STOP Mode (CPU Clock and WDT Operation Clock: Ring-OSC Clock) ................................. 240