- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383983 > UPD77111GK (NEC Corp.) 16-BIT FIXED-POINT DIGITAL SIGNAL PROCESSORS PDF資料下載
參數(shù)資料
| 型號： | UPD77111GK |
| 廠商： | NEC Corp. |
| 元件分類： | 數(shù)字信號處理 |
| 英文描述： | 16-BIT FIXED-POINT DIGITAL SIGNAL PROCESSORS |
| 中文描述： | 16位定點數(shù)字信號處理器 |
| 文件頁數(shù)： | 20/80頁 |
| 文件大?。?/td> | 451K |
| 代理商： | UPD77111GK |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當(dāng)前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁
Data Sheet U12801EJ4V0DS00
20
μ
PD77110, 77111, 77112
2. FUNCTION OUTLINE
2.1 Program Control Unit
This unit is used to execute instructions, and control branching, loops, interrupts, the clock, and the standby mode
of the DSP.
2.1.1 CPU control
A three-stage pipeline architecture is employed and almost all the instructions, except some instructions such as
branch instructions, are executed in one system clock.
2.1.2 Interrupt control
Interrupt requests input from external pins (INT1 through INT4) or generated by the internal peripherals (serial
interface and host interface) are serviced. The interrupt of each interrupt source can be enabled or disabled.
Multiple interrupts are also supported.
2.1.3 Loop control task
A loop function without any hardware overhead is provided. A loop stack with four levels is provided to support
multiple loops.
2.1.4 PC stack
A 15-level PC stack that stores the program counter supports multiple interrupts and subroutine calls.
2.1.5 PLL
A PLL is provided as a clock generator that can multiply or divide an external clock input to supply an operating
clock to the DSP. The multiplication and division ratio are set as follows:
μ
PD77110: A multiple of
×
1 to
×
8 is specified by an external pin (division ratio is fixed).
μ
PD77111 and 77112: A multiple of
×
1 to
×
16 or a division ratio of 1/1 to 1/16 can be set by a mask option.
Two standby modes are available for lowering the power consumption while the DSP is not in use.
HALT mode : Set by execution of the HALT instruction. The current consumption drops to several mA. The
normal operation mode is recovered by an interrupt or hardware reset.
STOP mode: Set by execution of the STOP instruction. The current consumption drops to several 10
μ
A. The
normal operation mode is recovered by hardware reset or WAKEUP pin
Note
.
Note
If the WAKEUP function is activated by mask option
2.1.6 Instruction memory
The capacity and type of the memory differ depending on the model of the DSP.
64 words of the instruction RAM are allocated to interrupt vectors.
A boot-up ROM that boots up the instruction RAM is provided, and the instruction RAM can be initialized or
rewritten by self boot (boot from the internal data ROM or external data space) or host boot (boot via host interface).
μ
PD77110: 35.5K-word RAM
μ
PD77111, 77112: 1K-word RAM and 31.75K-word ROM
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UPD77110 | 16-BIT FIXED-POINT DIGITAL SIGNAL PROCESSORS |
| UPD77111 | 16-BIT FIXED-POINT DIGITAL SIGNAL PROCESSORS |
| UPD77112 | 16-BIT FIXED-POINT DIGITAL SIGNAL PROCESSORS |
| UPD77112GC | 16-BIT FIXED-POINT DIGITAL SIGNAL PROCESSORS |
| UPD780016Y | 8-bit Microcontroller with 2/4/8K Bytes In-System Programmable Flash |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UPD7759C | 制造商: 功能描述: 制造商:undefined 功能描述: 制造商:Panasonic Industrial Company 功能描述:IC |
| UPD780023AGB-G43-8EU-X3-A | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD780023AGB-G44-8EU-E3-A | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD780023AGC-107-8BS-A | 制造商:Renesas Electronics Corporation 功能描述:NECUPD780023AGC-107-8BS-A MASK ROM DEVIC |
| UPD780023AGK-C74-9ET-A | 制造商:Renesas Electronics Corporation 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。