- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384041 > UPD161401P (NEC Corp.) CABLE ASSEMBLY; N MALE TO TNC MALE; 50 OHM, RG214/U COAX, DOUBLE SHIELDED; 12" CABLE LENGTH PDF資料下載
參數(shù)資料
| 型號(hào)： | UPD161401P |
| 廠商： | NEC Corp. |
| 英文描述： | CABLE ASSEMBLY; N MALE TO TNC MALE; 50 OHM, RG214/U COAX, DOUBLE SHIELDED; 12" CABLE LENGTH |
| 中文描述： | 256色，1/80-DUTY LCD控制器/驅(qū)動(dòng)器，片內(nèi)RAM |
| 文件頁(yè)數(shù)： | 63/124頁(yè) |
| 文件大?。?/td> | 647K |
| 代理商： | UPD161401P |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)當(dāng)前第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)
Data Sheet S15726EJ2V0DS
63
μ
PD161401
6. COMMANDS
The
μ
PD161401 identifies data bus signals by a combination of the RS, /RD (E), and /WR (R,/W) signals. It interprets
and executes commands only in accordance with the internal timing, without being dependent upon the external clock.
Therefore, the processing speed is extremely high and, usually, no busy check is necessary.
An i80 system CPU interface inputs a low pulse to the /RD pin when it reads data from the
μ
PD161401 to issue a
command. It inputs a low pulse to the /WR pin when it writes data to the
μ
PD161401.
Data can be read from an M68 system CPU interface if a high-pulse signal is input to the R,/W pin, and written if a
low-pulse signal is input to the R,/W pin. A command is executed if a high-pulse signal is input to the E pin in this status.
Therefore, in the explanation of the commands and display commands in
6.1 Control Register 1 (R0)
and the sections
that follow, the M68 system CPU interface uses H, instead of /RD (E), when reading status or display data. This is how
it differs from the i80 system CPU interface.
The commands of the
μ
PD161401 are explained below, taking an i80 system CPU interface as an example. When the
serial interface is used, sequentially input data to the
μ
PD161401, starting from D
7
.
The data bus length to input commands is as follows:
Commands other than those that manipulate the display memory access register (R12) are input in byte units,
regardless of the value of BMOD (control register 2 (R1), bus length setting).
The commands that manipulate the display memory access register (R12) are input in 1-byte units when BMOD = 1,
or in 2-byte units when BMOD = 0.
A. Commands other than those that manipulate display memory access register (R12)
BMOD = 1 (8-bit data bus)
Pin
D
7
D
6
D
5
D
4
D
3
D
2
D
1
D
0
DATA
D
7
D
6
D
5
D
4
D
3
D
2
D
1
D
0
BMOD = 0 (16-bit data bus)
Pin
D
15
D
14
D
13
D
12
D
11
D
10
D
9
D
8
D
7
D
6
D
5
D
4
D
3
D
2
D
1
D
0
DATA
Note
Note
Note
Note
Note
Note
Note
Note
D
7
D
6
D
5
D
4
D
3
D
2
D
1
D
0
Note
0 or 1
B. Display memory access register (R12)
BMOD = 1 (8-bit data bus)
Pin
D
7
D
6
D
5
D
4
D
3
D
2
D
1
D
0
DATA
D
7
D
6
D
5
D
4
D
3
D
2
D
1
D
0
BMOD = 0 (16-bit data bus)
Pin
D
15
D
14
D
13
D
12
D
11
D
10
D
9
D
8
D
7
D
6
D
5
D
4
D
3
D
2
D
1
D
0
DATA
D
15
D
14
D
13
D
12
D
11
D
10
D
9
D
8
D
7
D
6
D
5
D
4
D
3
D
2
D
1
D
0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UPD161401W | 256-COLOR, 1/80-DUTY LCD CONTROLLER/DRIVER WITH ON-CHIP RAM |
| UPD16311GC-AB6 | 1/8- to 1/16-DUTY FIPTM VFD CONTROLLER/DRIVER |
| UPD16311 | 1/8- to 1/16-DUTY FIPTM VFD CONTROLLER/DRIVER |
| UPD16326GB-3B4 | 32-BIT FLUORESCENT DISPLAY TUBE DRIVER |
| UPD16326 | 32-BIT FLUORESCENT DISPLAY TUBE DRIVER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UPD161401W | 制造商:NEC 制造商全稱:NEC 功能描述:256-COLOR, 1/80-DUTY LCD CONTROLLER/DRIVER WITH ON-CHIP RAM |
| UPD161602A | 制造商:NEC 制造商全稱:NEC 功能描述:360/396-OUTPUT TFT-LCD SOURCE DRIVER |
| UPD161602AP | 制造商:NEC 制造商全稱:NEC 功能描述:360/396-OUTPUT TFT-LCD SOURCE DRIVER |
| UPD161602B | 制造商:NEC 制造商全稱:NEC 功能描述:360/396-OUTPUT TFT-LCD SOURCE DRIVER |
| UPD161602BP | 制造商:NEC 制造商全稱:NEC 功能描述:360/396-OUTPUT TFT-LCD SOURCE DRIVER |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。