- 您現(xiàn)在的位置：買(mǎi)賣IC網(wǎng) > PDF目錄384041 > UPD161401P (NEC Corp.) CABLE ASSEMBLY; N MALE TO TNC MALE; 50 OHM, RG214/U COAX, DOUBLE SHIELDED; 12" CABLE LENGTH PDF資料下載
參數(shù)資料
| 型號(hào)： | UPD161401P |
| 廠商： | NEC Corp. |
| 英文描述： | CABLE ASSEMBLY; N MALE TO TNC MALE; 50 OHM, RG214/U COAX, DOUBLE SHIELDED; 12" CABLE LENGTH |
| 中文描述： | 256色，1/80-DUTY LCD控制器/驅(qū)動(dòng)器，片內(nèi)RAM |
| 文件頁(yè)數(shù)： | 19/124頁(yè) |
| 文件大?。?/td> | 647K |
| 代理商： | UPD161401P |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)當(dāng)前第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)
Data Sheet S15726EJ2V0DS
19
μ
PD161401
5.1.3
Serial interface
When the serial interface has been selected (IFM1, IFM0 = L, L), as long as the chip is in an active state (/CS1= L,
CS2 = H ), serial data input (SI) and serial clock input (SCL) can be received. Serial data is read in the order of D
7
, then
D
6
to D
0
at the rising edge of the serial clock input from the serial input pin. This data is converted to parallel data in
synchronization with the 8th rising edge of the serial clock. Serial input data is judged as display data/command data if
RS = H and an index if RS = L. The RS input is read every 8th rising edge of the serial clock after the chip becomes
active and is used for data discrimination.
Figure 5
1. Serial Interface Signal Chart
D
7
D
6
D
5
D
4
D
3
D
2
D
1
D
0
D
7
D
6
D
5
D
4
D
3
D
2
D
1
D
0
D
7
D
6
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
/CS1
SI
SCL
RS
CS2 = "H"
Remarks 1.
If the chip is not in an active state, the shift register and counter are reset to their initial statuses.
2.
The serial clock counter is reset by initialization from the /DISP pin.
3.
Data cannot be read when using serial interface mode.
4.
Care must be taken when performing SCL wiring to avoid effects from terminal radiation or external noise
caused by the wiring length. It is recommended to confirm operation using the actual equipment to be
used.
5.1.4
Chip select
The
μ
PD161401 has chip select pins (/CS1 and CS2). The CPU parallel interface or Serial interface can be used only
when /CS1 = L (CS2 = H).
If the chip select pins are not active, the D
0
to D
15
pins go into a high-impedance state, and the RS, /RD, and /WR pins
do not become active.
5.1.5
Accessing display data RAM and internal registers
When the CPU accesses the
μ
PD161401, the CPU only has to satisfy the requirement of the cycle time (t
CYC
) and can
transfer data at high speeds. Usually, it is not necessary for the CPU to take wait time into consideration.
When the CPU writes data to the
μ
PD161401, no dummy data is necessary. When reading data, dummy data is not
necessary either. In the
μ
PD161401, the data of the display access memory register, the complementary color blink
data memory register, the specified color blink data memory register and the reverse data memory access register
(R12, R41, R45, R50) cannot be read.
Figure 5
2
illustrates as follows.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UPD161401W | 256-COLOR, 1/80-DUTY LCD CONTROLLER/DRIVER WITH ON-CHIP RAM |
| UPD16311GC-AB6 | 1/8- to 1/16-DUTY FIPTM VFD CONTROLLER/DRIVER |
| UPD16311 | 1/8- to 1/16-DUTY FIPTM VFD CONTROLLER/DRIVER |
| UPD16326GB-3B4 | 32-BIT FLUORESCENT DISPLAY TUBE DRIVER |
| UPD16326 | 32-BIT FLUORESCENT DISPLAY TUBE DRIVER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UPD161401W | 制造商:NEC 制造商全稱:NEC 功能描述:256-COLOR, 1/80-DUTY LCD CONTROLLER/DRIVER WITH ON-CHIP RAM |
| UPD161602A | 制造商:NEC 制造商全稱:NEC 功能描述:360/396-OUTPUT TFT-LCD SOURCE DRIVER |
| UPD161602AP | 制造商:NEC 制造商全稱:NEC 功能描述:360/396-OUTPUT TFT-LCD SOURCE DRIVER |
| UPD161602B | 制造商:NEC 制造商全稱:NEC 功能描述:360/396-OUTPUT TFT-LCD SOURCE DRIVER |
| UPD161602BP | 制造商:NEC 制造商全稱:NEC 功能描述:360/396-OUTPUT TFT-LCD SOURCE DRIVER |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。