參數(shù)資料
型號(hào)： TMS6644148
廠商： Texas Instruments, Inc.
英文描述： 4 194 304 BY 4-BIT/2 097 152 BY 8-BIT/1 048 576 BY 16-BIT BY 4-BANK SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORIES
中文描述： 4 194 304 4位/ 2 097 152 8位/ 1 048 576由16位4，銀行同步動(dòng)態(tài)隨機(jī)存取記憶體
文件頁(yè)數(shù)： 11/56頁(yè)
文件大小： 958K
代理商： TMS6644148
TMS664414, TMS664814, TMS664164
4 194 304 BY 4-BIT/2 097 152 BY 8-BIT/1 048 576 BY 16-BIT BY 4-BANK
SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORIES
SMOS695A – APRIL 1998 – REVISED JULY 1998
11
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251–1443
four-bank row-access operation
One of the features of the four-bank operation is access to information on random rows at a higher rate of
operation than is possible with a standard DRAM. This is accomplished by activating one of the banks with a
row address and, while the data stream is being accessed to/from that bank, activating one of the other banks
with other row addresses. When the data stream to/from the first activated bank is complete, the data stream
to/from the second activated bank can begin without interruption. After the second bank is activated, the first
bank can be deactivated to allow the entry of a new row address for the next round of accesses or the entry of
new row addresses for other banks which currently are deactivated. In this manner, operation can continue in
an interleaved fashion. Figure 29A is an example of four-bank, row-interleaving, read bursts with automatic
deactivate with a CAS latency of 3 and a burst length of 8. Figure 29B is an example of four-bank,
row-interleaving, read bursts with automatic deactivate with a CAS latency of 3 and a burst length of 4.
four-bank column-access operation
The availability of four banks allows the access of data from random starting columns between banks at a higher
rate of operation. After activating each bank with a row address (ACTV command), A12–A13 for the four-bank
column-access operation can be used to alternate READ or WRT commands between the banks to provide
gapless accesses at the CLK frequency, provided all specified timing requirements are met. Figure 30 is an
example of four-bank, column-interleaving, read bursts with a CAS latency of 3 and a burst length of 2.
bank deactivation (precharge)
All banks can be deactivated simultaneously (placed in precharge) by using the DCAB command. A single bank
can be deactivated by using the DEAC command. The DEAC command is entered identically to the DCAB
command except that A10 must be low and A12–A13 select the bank to be precharged (see Table 1; Figure 27
and Figure 31 provide examples). A bank can also be deactivated automatically by using A10 during a READ
or WRT command. If A10 is held high during the entry of a READ or WRT command, the accessed bank,
selected by A12–A13, is automatically deactivated upon completion of the access burst. If A10 is held low
during READ- or WRT-command entry, that bank remains active following the burst. The READ and WRT
commands with automatic deactivation are denoted as READ-P and WRT-P. See Figure 29A and Figure 29B
for examples.
chip-select
CS (chip-select) can be used to select or deselect the ’664xx4 for command entries, which might be required
for multiple-memory-device decoding. If CS is held high on the rising edge of CLK (DESL command), the device
does not respond to RAS, CAS, or W until the device is selected again by holding CS low on the rising edge
of CLK. Any other valid command can be entered simultaneously on the same rising CLK edge of the select
operation. The device can be selected/deselected on a cycle-by-cycle basis (see Table 1 and Table 2). Using
CS does not affect an access burst that is in progress; the DESL command can restrict only RAS, CAS, and
W inputs to the ’664xx4.
相關(guān)PDF資料
PDF描述
TMS6644148A 4 194 304 BY 4-BIT/2 097 152 BY 8-BIT/1 048 576 BY 16-BIT BY 4-BANK SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORIES
TMS99534A FREQUENCY-SHITF-KEYED MODEM
TMS99532A FREQUENCY-SHITF-KEYED MODEM
TMS9995 16-Bit Microcomputer
TMS9995NL 16-Bit Microcomputer
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMS6644148A 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:4 194 304 BY 4-BIT/2 097 152 BY 8-BIT/1 048 576 BY 16-BIT BY 4-BANK SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORIES
TMS664414DGE-10 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:SDRAM|4X4MX4|CMOS|TSOP|54PIN|PLASTIC
TMS664414DGE-8 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:SDRAM|4X4MX4|CMOS|TSOP|54PIN|PLASTIC
TMS664414DGE-8A 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:SDRAM|4X4MX4|CMOS|TSOP|54PIN|PLASTIC
TMS664814 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:4 194 304 BY 4-BIT/2 097 152 BY 8-BIT/1 048 576 BY 16-BIT BY 4-BANK SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORIES
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*