參數(shù)資料
型號: TMS320VC5409PGE100
廠商: Texas Instruments
文件頁數(shù): 17/93頁
文件大?。?/td> 0K
描述: IC DIG SIG PROCESSOR 144-LQFP
標準包裝: 60
系列: TMS320C54x
類型: 定點
接口: 主機接口,McBSP
時鐘速率: 100MHz
非易失內存: ROM(32 kB)
芯片上RAM: 64kB
電壓 - 輸入/輸出: 3.30V
電壓 - 核心: 1.80V
工作溫度: -40°C ~ 100°C
安裝類型: 表面貼裝
封裝/外殼: 144-LQFP
供應商設備封裝: 144-LQFP(20x20)
包裝: 托盤
配用: 296-31413-ND - XDS560 CLASS HIGH SPEED EMULATOR
296-23043-ND - BLACKHAWK XDS560 USB EMULATOR
296-15829-ND - DSP STARTER KIT FOR TMS320C5416
其它名稱: 296-10764
296-10764-5
296-10764-5-ND
Functional Overview
24
April 1999 Revised October 2008
SPRS082F
Table 33. Bank-Switching Control Register Fields
BIT
RESET
VALUE
FUNCTION
NO.
NAME
RESET
VALUE
FUNCTION
1512
BNKCMP
1111
Bank compare. BNKCMP determines the external memory-bank size. BNKCMP is used to mask the four
MSBs of an address. For example, if BNKCMP = 1111b, the four MSBs (bits 1215) are compared, resulting
in a bank size of 4K words. Bank sizes of 4K words to 64K words are allowed.
11
PS-DS
1
Program read data read access. PS-DS inserts an extra cycle between consecutive accesses of program
read and data read or data read and program read.
PS-DS = 0
No extra cycles are inserted by this feature.
PS-DS = 1
One extra cycle is inserted between consecutive data and program reads.
103
Reserved
0
These bits are reserved and are unaffected by writes.
HPI bus holder. HBH controls the HPI bus holder feature. HBH is cleared to 0 at reset
.
8-bit Mode
HBH = 0
The bus holder is disabled for the HPI data bus (HD[7:0]).
HBH = 1
The bus holders are enabled on HD[7:0]. When not driven, the HPI data bus (HD[7:0]) is held
in the previous logic level.
2
HBH
0
HPI bus holder. HBH controls the HPI bus holder feature. HBH is cleared to 0 at reset
.
16-bit Mode
HBH = 0
The bus holder is disabled for the HPI address bus (HA[15:0]). The HPI GPIO pins (HD[7:0])
are held in the previous logic level.
HBH = 1
The bus holders are enabled on HA[15:0]. When not driven, the HPI address bus (A[15:0])
and HPI GPIO pins (HD[7:0]) are held in the previous logic level.
1
BH
0
Bus holder. BH controls the data bus holder feature. BH is cleared to 0 at reset.
BH = 0
The bus holder is disabled.
BH = 1
The bus holder is enabled. When not driven, the data bus (D[15:0]) is held in the previous
logic level.
0
EXIO
0
External bus interface off. The EXIO bit controls the external bus-off function.
EXIO = 0
The external bus interface functions as usual.
EXIO = 1
The address bus, data bus, and control signals become inactive after completing the current
bus cycle. Note that the DROM, MP/MC, and OVLY bits in the PMST and the HM bit of ST1
cannot be modified when the interface is disabled.
相關PDF資料
PDF描述
B530C-13-F DIODE SCHOTTKY 30V 5A SMC
TPSR106K006R3000 CAP TANT 10UF 6.3V 10% 0805
HBM10DRXN CONN EDGECARD 20POS DIP .156 SLD
T491C225K035AH CAP TANT 2.2UF 35V 10% 2312
AP1086K33L-U IC REG LDO 3.3V 1.5A TO-263
相關代理商/技術參數(shù)
參數(shù)描述
TMS320VC5409PGE100 制造商:Texas Instruments 功能描述:Digital Signal Processor IC
TMS320VC5409PGE-80 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC Fixed-Pt Dig Signal Proc RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT
TMS320VC5409ZGU100 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC Fixed-Pt Dig Signal Proc RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT
TMS320VC5409ZGU-80 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC Fixed-Pt Dig Signal Proc RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT
TMS320VC5410AGGU1 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述: