參數(shù)資料
型號： TMC22152AKHC
廠商： FAIRCHILD SEMICONDUCTOR CORP
元件分類： 顏色信號轉(zhuǎn)換
英文描述： Multistandard Digital Video Decoder Three-Line Adaptive Comb Decoder Family, 8 & 10 bit
中文描述： COLOR SIGNAL DECODER, PQFP100
封裝： MQFP-100
文件頁數(shù)： 66/84頁
文件大?。?/td> 417K
代理商： TMC22152AKHC
TMC22x5yA
PRODUCT SPECIFICATION
66
REV. 1.0.0 2/4/03
Table 23. Pixel Grab Control
If a single pixel every 4 fields in NTSC and 8 fields in PAL is
required to be grabbed, PGG and PGEN in register 30h
should be set HIGH. The pixel grab signal is the logical
AND of the GRABP, GRABL, and GRABF signals. GRABP
goes HIGH whenever the pixel count equals the programmed
pixel grab number, GRABL goes HIGH for one line when-
ever the line count equals the programmed line number,
and the GRABF goes HIGH for a field whenever the field
number equals the programmed field count.
If the same pixel on every line is required to be grabbed, then
PGG should be set LOW, which internally forces GRABL
and GRABF to be forced HIGH enabling the pixel grab
whenever GRABP goes HIGH.
The SET pin can be used to provide an external grab signal
when PGEXT is set HIGH in register 30h and the SET
function in register 00h, SET[2:0] is programmed to 110
(binary). In this mode the falling edge on the SET pin
triggers the pixel grab.
The GRABP, GRABL, and GRABF signals are available on
bits 0,1, and 2 respectively of the read only register 41. An
example of the pixel grab feature, would be grabbing a pixel
in the center of the burst period allowing the user to check
the burst height by reading the magnitude of the demodu-
lated U and V components. This would then allow the user to
compensate for any chrominance gain errors in the output
matrix.
The pixel grab value is delayed by 29 pixels from the pixel
count. This is the delay for all the pixel grab registers. Figure
33 shows this delay relative to GHSYNC. This means that if
29 is placed in the PG value, the actual pixel grabbed is
pixel 0.
The top two bits of the PG value provide the quadrant and
the bottom 9 bits provide the offset within that quadrant.
The integer part of STS/4 gives the maximum count for each
quadrant while the fractional result (bottom two bits)
provides the 0,1,2, or 3 count offset for the last quadrant.
For pixels value <= 4*Int(STS/4)
PG[10:9] = quadrant number
PG[8:0] = max quadrant count - Int(STS/4) + pixel offset
For pixels value > 4*Int(STS/4)
The quadrant is always number 3, ie PG[10:9] = 11 while the
pixel in excess of 4*Int(STS/4) is added to 1536.
LGEXT PGEN PGEXT LGEN
0
0
0
1
GRABS signal
GRABS = 0
GRABS =
PGRAB
GRABS = FGRAB
& LGRAB &
PGRAB
GRABS = NOT
(SET pin)
GRABS =
PGRAB
GRABS = NOT
(SET pin)
x
0
x
0
0
1
0
1
0
1
1
x
1
x
0
x
1
x
1
x
Figure 33. Relationship Between Pixel Count and Pixel Grab Value
STS-1
Pixel STS-1
Pixel 0
Pixel Grab
value 28
29 pixels
Pixel Grab
value 0
Pixel Count
Pixel Grab
GHSYNC
0
1
0
STS-1
0
相關(guān)PDF資料
PDF描述
TMC22153AKHC JT 32C 32#20 SKT PLUG
TMC3003R2C80 Triple Video D/A Converter
TMC3003KRC30 Triple Video D/A Converter
TMC3003KRC50 Triple Video D/A Converter
TMC3003KRC80 Triple Video D/A Converter
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMC22153 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Multistandard Digital Video Decoder Three-Line Adaptive Comb Decoder Family, 8 & 10 bit
TMC22153AKHC 功能描述:視頻 IC Dig Video Decoder Multistandard RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
TMC22191 制造商:CADEKA 制造商全稱:CADEKA 功能描述:Digital Video Encoders/Layering Engine
TMC22191KHC 功能描述:視頻 IC D/V Encoder Layering Engine RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
TMC22191R0C 功能描述:視頻 IC D/V Encoder Layering Engine RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*