- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383959 > TMC22152AKHC (FAIRCHILD SEMICONDUCTOR CORP) Multistandard Digital Video Decoder Three-Line Adaptive Comb Decoder Family, 8 & 10 bit PDF資料下載
參數(shù)資料
| 型號： | TMC22152AKHC |
| 廠商： | FAIRCHILD SEMICONDUCTOR CORP |
| 元件分類： | 顏色信號轉(zhuǎn)換 |
| 英文描述： | Multistandard Digital Video Decoder Three-Line Adaptive Comb Decoder Family, 8 & 10 bit |
| 中文描述： | COLOR SIGNAL DECODER, PQFP100 |
| 封裝： | MQFP-100 |
| 文件頁數(shù)： | 65/84頁 |
| 文件大?。?/td> | 417K |
| 代理商： | TMC22152AKHC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁當(dāng)前第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁
PRODUCT SPECIFICATION
REV. 1.0.0 2/4/03
65
VINDO Operation
The VINDO circuit uses the line idents on LID
4-0
, and the
blanking signals to control the comb filter output and the
blanking of the YUV data in the output matrix during the
vertical blanking period.
The vertical window VINDO starts on the first line after the
last equalizing pulse, at LID
4-0
= 02. The VINDO stays
HIGH from this line until the VINDO count = VINDO
4-0
, or
the VBLK signal goes HIGH, at which time the VINDO goes
LOW. While the VINDO is HIGH the decoder operation is
controlled by VDIV, and during the time the VINDO and
VBLK are LOW the decoder operation is controlled by
VDOV.
Table 22. PAL VINDO operation
NTSC VINDO operation
Video Measurement
The TMC22x5yA supports a comprehensive set of video
measurement techniques to aid the user in setting up the
gain, phase, etc. of the decoder and in tracking down system
errors.
Pixel Grab
The pixel grab allows the user to grab one pixel every line,
or one pixel out of the four field sequence in NTSC or the 8
field sequence in PAL, under software control. The SET pin
can also be used to produce the pixel grab pulse if SET
2-0
=
110 and PGEXT is set HIGH.
The 10 bit G/Y, B/U, R/V outputs are stored in one set of
four 8 bit registers in the FORMAT block, while the 10 bit
luma and mixed sync data and the 10 bit demodulated U and
V color difference signals are stored in a set of five 8 bit
registers in the GRAB circuit block. The pixel grab signal,
PIXEL, whether internally or externally generated, is inter-
nally delayed to ensure that the all the grabbed data are from
the same pixel relative to the line sync pulse. The PIXEL
signal is equal to PGRAB or the logical AND of PGRAB
with FGRAB and LGRAB, and is controlled by the LPGEN,
PGEN, and PGEXT register bits.
The luma and mixed sync signals are multiplexed on the
YMS data bus and the U and V signals are multiplexed on
the UV data bus, at the PXCK clock rate. The pixel grab
signal accommodates for this when grabbing these
components.
An example of the pixel grab feature, is grabbing a pixel in
the center of the burst period allowing the user to check the
burst height by reading the magnitude of the demodulated U
and V components. This allows the user to compensate for
any chrominance gain errors in the output matrix.
LID
4-0
00 - 01
02 - 0A
02 - 0A
02 - 0A
02 - 0A
0B - 17
VINDO
x
1
1
0
0
x
VDIV
x
0
1
x
x
x
VDOV
x
x
x
0
1
x
Y
C
normal
simple
fl
at
black
simple
normal
normal
simple
black
black
black
normal
LID
4-0
00 - 02
03 - 06
03 - 06
03 - 06
03 - 06
07 - 17
VINDO
x
1
1
0
0
x
VDIV
x
0
1
x
x
x
VDOV
x
x
x
0
1
x
Y
C
normal
simple
fl
at
black
simple
normal
normal
simple
black
black
black
normal
Figure 32. Pixel Grab Locations
Video A
Video B
Pixel
Luma and
Chroma
Separation
C Data
Y Data
dT
dT
Luma
Proc
LPF
Y
MS
U
V
YMS
UV
Output
Matrix
Output
Formatter
and Buffer
65-22x5y-72
G/Y
B/U
R/V
LPF
U Data
register 3A/3C
register 3B/3C
register 38/3C
register 39/3C
register 34/37
register 35/37
register 36/37
V Data
Y Data
MS Data
G/Y
B/U
RV
Chroma
Demodulation
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TMC22153AKHC | JT 32C 32#20 SKT PLUG |
| TMC3003R2C80 | Triple Video D/A Converter |
| TMC3003KRC30 | Triple Video D/A Converter |
| TMC3003KRC50 | Triple Video D/A Converter |
| TMC3003KRC80 | Triple Video D/A Converter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TMC22153 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Multistandard Digital Video Decoder Three-Line Adaptive Comb Decoder Family, 8 & 10 bit |
| TMC22153AKHC | 功能描述:視頻 IC Dig Video Decoder Multistandard RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| TMC22191 | 制造商:CADEKA 制造商全稱:CADEKA 功能描述:Digital Video Encoders/Layering Engine |
| TMC22191KHC | 功能描述:視頻 IC D/V Encoder Layering Engine RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| TMC22191R0C | 功能描述:視頻 IC D/V Encoder Layering Engine RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。