- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384012 > TMC22091KHC (FAIRCHILD SEMICONDUCTOR CORP) Digital Video Encoders/Layering Engine PDF資料下載
參數(shù)資料
| 型號(hào)： | TMC22091KHC |
| 廠商： | FAIRCHILD SEMICONDUCTOR CORP |
| 元件分類： | 顏色信號(hào)轉(zhuǎn)換 |
| 英文描述： | Digital Video Encoders/Layering Engine |
| 中文描述： | COLOR SIGNAL ENCODER, PQFP100 |
| 封裝： | 3.20 MM HEIGHT, MQFP-100 |
| 文件頁(yè)數(shù)： | 3/60頁(yè) |
| 文件大?。?/td> | 293K |
| 代理商： | TMC22091KHC |
第1頁(yè)第2頁(yè)當(dāng)前第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)
PRODUCT SPECIFICATION
TMC22091/TMC22191
3
Mask Register
A Mask Register is provided which is logically ANDed with
incoming color-index data to facilitate pixel animation and
other special graphics effects. The Mask Register is ahead of
the Data Key comparators and is enabled only when color-
index input is selected. Mask Register programming and
operation are similar to that of the 171/176 family of graph-
ics RAMDACS.
Color Lookup Table
The Color Lookup Table (CLUT) is a 256 x 8 x 3 random-
access memory. It provides means for offset, gain, gamma,
and color correction in RGB and YC
B
C
R
operating modes. It
provides a full 24-bit color lookup function for color-index
mode. It can be loaded in the same manner as a standard
VGA RAMDAC.
Colorspace Conversion Matrix and
Interpolator
The matrix converts RGB data (whether from RGB inputs or
color-indexed CLUT data) into Y, B-Y, R-Y format for
encoding. In input configurations where the pixel input is
already in Y, B-Y, R-Y format, the matrix is bypassed. When
pixel data is input in YC
B
C
R
422 format, the interpolation fil-
ters produce YC
B
C
R
444 for encoding.
Sync Generator
The TMC22x91 can operate in Master, Genlock, or Slave
modes. In Master and Genlock modes, the encoder internally
generates all timing and sync signals, and provides Horizon-
tal Sync, Vertical Sync, and Pixel Data Control (PDC) to the
external frame buffer circuitry. PDC is independently select-
able to function as an input or an output. In Genlock mode,
the TMC22x91 timing is controlled by the TMC22071 Gen-
locking Video Digitizer over the CVBS
7-0
bus, GVSYNC,
and GHSYNC. The encoder, in turn, produces VHSYNC,
VVSYNC, and PDC for the frame buffer interface.
Figure 1a. Pixel Data Format
MSB
23
LSB
0
16
GBR444
MODE
24300A
RGB444
YCBCR444
YCBCR422
COLOR INDEX
GBR15
RGB15
00011000
Format Control Register
00010000
00011100
00011101
0001X011
00011010
00010010
G
B
R
R
G
B
Y
C
B
C
R
G
B
R
R
G
B
Y
C
B/
C
R
Pixel
15
G
7
G
0
B7
B
0
7
R
0
R
7
R
0
G
7
G
0
B
7
B
0
Y
7
Y
0
C
B7
C
B0
R
R7
R
R0
Y
7
Y
0
C
B7
C
R7
C
B0
C
R0
P
7
P
0
G
4
R
0
R
4
G
0
R
0
B
4
G
4
B
0
G
0
R
4
B
4
B
0
8
7
MSB
LSB
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TMC22191KHC | Digital Video Encoders/Layering Engine |
| TMC22091R0C | Digital Video Encoders/Layering Engine |
| TMC22191R0C | Digital Video Encoders/Layering Engine |
| TMC22091 | Digital Video Encoders(數(shù)字視頻編碼器) |
| TMC22191 | Digital Video Encoders(數(shù)字視頻編碼器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TMC22091R0C | 功能描述:視頻 IC D/V Encoder Layering Engine RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| TMC22091R0CT | 功能描述:視頻 IC D/V Encoder Layering Engine RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| TMC22091ROC-T | 制造商:Fairchild Semiconductor Corporation 功能描述: |
| TMC22151AKHC | 制造商:CADEKA 制造商全稱:CADEKA 功能描述:Multistandard Digital Video Decoder Three-Line Adaptive Comb Decoder Family, 8 & 10 bit |
| TMC22151KHC | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。