參數(shù)資料
型號(hào): TLC34076M-135
廠商: Texas Instruments, Inc.
英文描述: Color-Palette(135MHz,與TLC34075兼容,另具24位和16位真彩色模式)
中文描述: 顏色調(diào)色板(135MHz,與TLC34075兼容,另具24位和16位真彩色模式)
文件頁(yè)數(shù): 20/57頁(yè)
文件大?。?/td> 456K
代理商: TLC34076M-135
SCLK
BITS
2. . . 0
divide dot clock by
BITS
5. . .3
VCLK
divide
dot clock by
2–4
Table 2–4. Output-Clock-Selection-Register Format
BITS
FUNCTION
5
0
4
0
3
0
2
X
1
X
0
X
VCLK frequency = dot-clock frequency
0
0
1
X
X
X
VCLK frequency = dot-clock frequency/2
0
1
0
X
X
X
VCLK frequency = dot-clock frequency/4
0
1
1
X
X
X
VCLK frequency = dot-clock frequency/8
1
0
0
X
X
X
VCLK frequency = dot-clock frequency/16
1
0
1
X
X
X
VCLK frequency = dot-clock frequency/32
VCLK output held at logic high level (default condition)§
1
1
X
X
X
X
X
X
X
0
0
0
SCLK frequency = dot-clock frequency
X
X
X
0
0
1
SCLK frequency = dot-clock frequency/2
X
X
X
0
1
0
SCLK frequency = dot-clock frequency/4
X
X
X
0
1
1
SCLK frequency = dot-clock frequency/8
X
X
X
1
0
0
SCLK frequency = dot-clock frequency/16
X
X
X
1
0
1
SCLK frequency = dot-clock frequency/32
SCLK output held at logic level low (default condition)§
X
X
X
1
1
X
Register bits 6 and 7 are don’t carebits.
When the clock selection is altered, a minimum 30-ns delay is incurred before the new clocks are stabilized
and running
§These lines indicate the power-up conditions required to support the VGA pass-through mode.
Table 2–5. VCLK/SCLK Divide Ratio Selection
(Output-Clock-Selection-Register Value in Hex)
000
001
010
011
100
101
1
2
4
8
16
32
000
1
00
01
02
03
04
05
001
010
2
4
08
10
09
11
0A
12
0B
13
0C
14
0D
15
011
8
18
19
1A
1B
1C
1D
100
16
20
21
22
23
24
25
101
32
28
29
2A
2B
2C
2D
Output-clock-selection register bits
2.3.1
Data is latched inside the device on the rising edge of LOAD, which is basically the same as SCLK but not
disabled during the BLANK active period. Therefore, SCLK must be set as a function of the pixel bus width
and the number of bit planes. SCLK can be selected as divisions of 1, 2, 4, 8, 16, or 32 of the dot clock. If
SCLK is not used, the output is switched off and held low to protect against VRAM lock up due to invalid
SCLK frequencies. SCLK is also held low during the BLANK active period. The SCLK control timing has
been designed to interface directly with the external system VRAM. The shift register in the system VRAM
should be updated during the BLANK-active period. This allows the first SCLK out of BLANK to clock the
VRAM and enable the first group of pixel data to appear on the pixel bus as well as at the TLC34076M pixel
input port. The second SCLK after BLANK latches the first group of pixel port data into the TLC34076M (see
Figure 2–2).
SCLK
相關(guān)PDF資料
PDF描述
TLC4501(中文) Self-Calibrating Dual Operational Amplifier(先進(jìn)LINEPIC,自校準(zhǔn)精密運(yùn)放)
TLC4502(中文) Self-Calibrating Operational Amplifier(先進(jìn)LINEPIC,雙組自校準(zhǔn)精密運(yùn)放)
TLC540(中文) 8-Bit Analog-To-Digital Converters With Serial Control And 11 Inputs(串行控制,75ksps,12通道,8位ADC)
TLC541(中文) 8-Bit Analog-To-Digital Converters With Serial Control And 11 Inputs(串行控制,40ksps,12通道,8位ADC)
TLC540I MOSFET N-CH 100V 41A TO-247AC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TLC34077 制造商:TI 制造商全稱:Texas Instruments 功能描述:Video Interface Palette Data Manual
TLC34077135FN 制造商:TI 功能描述:*
TLC352 制造商:TI 制造商全稱:Texas Instruments 功能描述:LinCMOSE DUAL DIFFERENTIAL COMPARATOR
TLC352CD 功能描述:校驗(yàn)器 IC Dual Differential RoHS:否 制造商:STMicroelectronics 產(chǎn)品: 比較器類型: 通道數(shù)量: 輸出類型:Push-Pull 電源電壓-最大:5.5 V 電源電壓-最小:1.1 V 補(bǔ)償電壓(最大值):6 mV 電源電流(最大值):1350 nA 響應(yīng)時(shí)間: 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SC-70-5 封裝:Reel
TLC352CDG4 功能描述:校驗(yàn)器 IC Dual Low Vltg LinCMOS Differential RoHS:否 制造商:STMicroelectronics 產(chǎn)品: 比較器類型: 通道數(shù)量: 輸出類型:Push-Pull 電源電壓-最大:5.5 V 電源電壓-最小:1.1 V 補(bǔ)償電壓(最大值):6 mV 電源電流(最大值):1350 nA 響應(yīng)時(shí)間: 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SC-70-5 封裝:Reel