- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98229 > THS8083CPZP (TEXAS INSTRUMENTS INC) SPECIALTY CONSUMER CIRCUIT, PQFP100 PDF資料下載
參數(shù)資料
| 型號(hào)： | THS8083CPZP |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 消費(fèi)家電 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP100 |
| 封裝： | POWER, THERMALLY ENHANCED, PLASTIC, TQFP-100 |
| 文件頁數(shù)： | 30/61頁 |
| 文件大小： | 266K |
| 代理商： | THS8083CPZP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當(dāng)前第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁
3–12
CLP2_EN: Enables/disables clamping on Channel 2
1: enable (default)
0: disable
CLP2_RG: Sets the clamp range for Channel 2
1: middle range
0: bottom range (default)
CLP3_EN: Enables/disables clamping on Channel 3
1: enable (default)
0: disable
CLP3_RG: Sets the clamp range for Channel 3
1: middle range
0: bottom range (default)
3.2.28 Register Name: CLP_START_0
Subaddress: 21 (R/W)
MSB
LSB
CLP_START7
CLP_START6
CLP_START5
CLP_START4
CLP_START3
CLP_START2
CLP_START1
CLP_START0
CLP_START[7..0]:
CLP_START[11..0] sets the pixel count value that defines the start of the internal clamping pulse. If external
clamping is selected (via CLPSEL) this value has no meaning.
Default: 0x2
3.2.29 Register Name: CLP_START_1
Subaddress: 22 (R/W)
MSB
LSB
X
CLP_START10 CLP_START9
CLP_START8
CLP_START11
CLP_START[11..8]:
See register CLP_START_0
Default: 0x00
3.2.30 Register Name: CLP_STOP_0
Subaddress: 23 (R/W)
MSB
LSB
CLP_STOP7
CLP_STOP6
CLP_STOP5
CLP_STOP4
CLP_STOP3
CLP_STOP2
CLP_STOP1
CLP_STOP0
CLP_STOP[7..0]:
CLP_STOP[11..0] sets the pixel count value that defines the end of the internal clamping pulse. If external
clamping is selected (via CLPSEL) this value has no meaning.
Default: 0x40 = 64
3.2.31 Register Name: CLP_STOP_1
Subaddress: 24 (R/W)
MSB
LSB
X
CLP_STOP11
CLP_STOP10
CLP_STOP9
CLP_STOP8
CLP_STOP[11..8]:
See register CLP_STOP_0
Default: 0x00
NOTE: A setting of about 62 clamp clk cycles is sufficient to guarantee enough clamp timing (>500 ns) at worst case
(=highest clock frequency).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| THS8133ACPHP | PARALLEL, WORD INPUT LOADING, 0.005 us SETTLING TIME, 10-BIT DAC, PQFP48 |
| THS8133BCPHP | PARALLEL, WORD INPUT LOADING, 0.005 us SETTLING TIME, 10-BIT DAC, PQFP48 |
| THS8133BCPHPG4 | PARALLEL, WORD INPUT LOADING, 0.005 us SETTLING TIME, 10-BIT DAC, PQFP48 |
| THS8133CPHP | PARALLEL, WORD INPUT LOADING, 0.005 us SETTLING TIME, 10-BIT DAC, PQFP48 |
| THS8134BCPHP | PARALLEL, 8 BITS INPUT LOADING, 0.005 us SETTLING TIME, 8-BIT DAC, PQFP48 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| THS8083EVM | 制造商:Texas Instruments 功能描述:THS8083EVM - Bulk |
| THS8083T | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Triple 8-Bit, 80 MSPS, 3.3-V Video and Graphics Digitizer With Digital PLL |
| THS8-10R-D | 制造商:Thomas & Betts 功能描述:CATAMOUNT CABLE TIES |
| THS8133 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:TRIPLE 10-BIT, 80 MSPS VIDEO D/A CONVERTER WITH TRI-LEVEL SYNC GENERATION WITH TRI-LEVEL SYNC GENERATION |
| THS8133_07 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:TRIPLE 10-BIT, 80 MSPS VIDEO D/A CONVERTER WITH TRI-LEVEL SYNC GENERATION WITH TRI-LEVEL SYNC GENERATION |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。