參數(shù)資料
型號： ST52430K3
英文描述： MAX 7000 CPLD 64 MC 84-PLCC
中文描述： 8位三個定時器/脈寬調(diào)制重癥監(jiān)護(hù)病房。 ADC的。脊髓損傷。水分散粒劑。提供了8K存儲器
文件頁數(shù)： 40/88頁
文件大?。?/td> 1162K
代理商： ST52430K3
ST52T430/E430
45/88
8 A/D CONVERTER
8.1 Introduction
The A/D Converter of ST52x430 is an 8-bit analog
to digital converter with up to 8 analog inputs
offering 8 bit resolution with a total accuracy of 1
LSB and a typical conversion time of 8.2
s with a
20 MHz clock. This period also includes the 5.1
s
of the integral Sample and Hold circuitry, which
minimizes the need for external components and
allows quick sampling of the signal for a minimum
warping effect and Integral conversion error.
Conversion is performed in 82 A/D clock
pulses.
The A/D clock is derived from the clock master.
The maximum A/D clock frequency has to be 10
MHz. When the master clock is higher than 10
MHz it has to be divided by 2 using the SCK bit of
the A/D configuration register REG_CONF 3 (See
The A/D peripheral converts the input voltage with
a process of successive approximations using a
fixed clock frequency derived from the oscillator.
The conversion range is between the analog
VSS and VDD references.
The converter uses a fully differential analog input
configuration for the best noise immunity and
Figure 8.1 A/D Converter Structure
precision performance, along with one separate
supply (VDDA), allowing the best supply noise
rejection.
Up to 8 multiplexed Analog Inputs are available. A
group of signals can be converted sequentially by
simply programming the starting address of the
last analog channel to be converted.
Single
or
continuous
conversion
mode
are
available.
The result of the conversion is stored in an 8-bit
Input Register (from IR 1 to IR 8).
The
A/D
converter
is
controlled
via
the
Configuration Register REG_CONF 3.
A Power-Down programmable bit allows the A/D
converter to be set to a minimum consumption idle
status.
The
ST52x430
Interrupt
Unit
provides
one
maskable channel for the End of Conversion
(EOC).
8.2 Operational Description
The conversion is monotonic, meaning that the
result never decreases if the analog input doesn’t
and never increases if the analog input doesn’t.
If input voltage is greater than or equal to Vdda
(Voltage Reference high) then the result is equal to
FFh (full scale) without an overflow indication.
PB0/AIN0
PB1/AIN1
PB2/AIN2
PB3/AIN3
PB7/PA7/AIN7
PB6/AIN6
PB5/AIN5
PB4/AIN4
ANALOG
MUX
SUCCESSIVE APPROXMATION
A/D CONVERTER
A/D CHANNEL 7
A/D CHANNEL 6
A/D CHANNEL 5
A/D CHANNEL 4
A/D CHANNEL 3
A/D CHANNEL 2
A/D CHANNEL 1
A/D CHANNEL 0
INPUT REGISTER
1 ÷ 8
SAMPLE
HOLD
&
CH2
CH1
CH0
SCK
SEQ
POW
LP
STR
CONFIGURATION REGISTER 3
CONTROL
LOGIC
相關(guān)PDF資料
PDF描述
ST52440F2 MAX 7000 CPLD 64 MC 100-TQFP
ST52440F3 MAX 7000 CPLD 64 MC 44-TQFP
ST52440G2 MAX 7000 CPLD 64 MC 44-TQFP
ST52440G3 MAX 7000 CPLD 64 MC 44-TQFP
ST52501LF1 MAX 7000 CPLD 128 MC 84-PLCC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ST52440F2 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-BIT ICU WITH TIMER/PWM. ANALOG COMPARATOR. TRIAC/PWM TIMER. WDG. UP TO 8K EPROM
ST52440F3 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-BIT ICU WITH TIMER/PWM. ANALOG COMPARATOR. TRIAC/PWM TIMER. WDG. UP TO 8K EPROM
ST52440G2 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-BIT ICU WITH TIMER/PWM. ANALOG COMPARATOR. TRIAC/PWM TIMER. WDG. UP TO 8K EPROM
ST52440G3 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-BIT ICU WITH TIMER/PWM. ANALOG COMPARATOR. TRIAC/PWM TIMER. WDG. UP TO 8K EPROM
ST5-24B19 功能描述:電源變壓器 SPLIT BOBBIN HORZ MOUNT XFMR RoHS:否 制造商:Triad Magnetics 功率額定值:12 VA 初級電壓額定值:115 V / 230 V 次級電壓額定值:12 V / 24 V 安裝風(fēng)格:SMD/SMT 一次繞組:Dual Primary Winding 二次繞組:Dual Secondary Winding 長度:2.5 in 寬度:2 in 高度:1.062 in
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*