- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄299943 > ST52430K3 MAX 7000 CPLD 64 MC 84-PLCC PDF資料下載
參數(shù)資料
| 型號(hào)： | ST52430K3 |
| 英文描述： | MAX 7000 CPLD 64 MC 84-PLCC |
| 中文描述： | 8位三個(gè)定時(shí)器/脈寬調(diào)制重癥監(jiān)護(hù)病房。 ADC的。脊髓損傷。水分散粒劑。提供了8K存儲(chǔ)器 |
| 文件頁(yè)數(shù)： | 30/88頁(yè) |
| 文件大小： | 1162K |
| 代理商： | ST52430K3 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)當(dāng)前第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)
ST52T430/E430
Figure 6.2 Port B Functional Blocks
6.3 Output Mode
The output configuration is selected by setting the
corresponding configuration register bit to “0”
(REG_CONF 4, 13 and 15) (see paragraph I/O
Digital data is transferred to the related I/O Port by
means of the Output register via the assembler
instructions LDPE or LDPR.
6.4 Alternate Functions
Several ST52x430 pins are configurable to be
used with different functions (see Table 1.1).
When an on-chip peripheral is configured to use a
pin, the correct I/O mode of the related pin must be
selected.
For example: if pin 26 (PA5/T0CLK in the SO34)
has to be used as an external PWM/Timer0 clock,
the Reg_Conf 4(5) bit must be set to ‘1’.
When the signal is an on-chip peripheral input the
related I/O pin has to be configured in Input Mode.
When a pin is used as an A/D Converter input the
related I/O pin is automatically set in tristate. The
analog
multiplexer
(controlled
by
the
A/D
configuration
Register)
switches
the
analog
voltage present on the selected pin to the common
analog rail, which is connected to the ADC input.
It is recommended that the voltage level not be
changed or that any port pins not be loaded while
conversion
is
running.
Furthermore,
it
is
recommended that clocking pins not be located
close to a selected analog pin.
6.5 I/O Port Configuration Registers
The I/O mode for each bit of the three ports is
selected by using the Configuration Registers 4,
Table 6.2
Input Register and I/O Ports
PORT A
PORT B
PORT C
IR 9
IR 10
IR 11
Table 6.3 Output Register and I/O Ports
PORT A
PORT B
PORT C
OR 0
OR 1
OR 2
TO A/D CONVERTER
CMOS
PORT B PIN
FROM CONFIGURATION REGISTER
TO INPUT REGISTER
FROM OUTPUT REGISTERS
FROM CONFIGURATION REGISTER
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ST52440F2 | MAX 7000 CPLD 64 MC 100-TQFP |
| ST52440F3 | MAX 7000 CPLD 64 MC 44-TQFP |
| ST52440G2 | MAX 7000 CPLD 64 MC 44-TQFP |
| ST52440G3 | MAX 7000 CPLD 64 MC 44-TQFP |
| ST52501LF1 | MAX 7000 CPLD 128 MC 84-PLCC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ST52440F2 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-BIT ICU WITH TIMER/PWM. ANALOG COMPARATOR. TRIAC/PWM TIMER. WDG. UP TO 8K EPROM |
| ST52440F3 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-BIT ICU WITH TIMER/PWM. ANALOG COMPARATOR. TRIAC/PWM TIMER. WDG. UP TO 8K EPROM |
| ST52440G2 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-BIT ICU WITH TIMER/PWM. ANALOG COMPARATOR. TRIAC/PWM TIMER. WDG. UP TO 8K EPROM |
| ST52440G3 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-BIT ICU WITH TIMER/PWM. ANALOG COMPARATOR. TRIAC/PWM TIMER. WDG. UP TO 8K EPROM |
| ST5-24B19 | 功能描述:電源變壓器 SPLIT BOBBIN HORZ MOUNT XFMR RoHS:否 制造商:Triad Magnetics 功率額定值:12 VA 初級(jí)電壓額定值:115 V / 230 V 次級(jí)電壓額定值:12 V / 24 V 安裝風(fēng)格:SMD/SMT 一次繞組:Dual Primary Winding 二次繞組:Dual Secondary Winding 長(zhǎng)度:2.5 in 寬度:2 in 高度:1.062 in |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。