參數(shù)資料
型號： SPAK302PV16VC
廠商： FREESCALE SEMICONDUCTOR INC
元件分類： 微控制器/微處理器
英文描述： 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144
封裝： 20 X 20 MM, 1.40 MM HEIGHT, 0.50 MM PITCH, PLASITC, LQFP-144
文件頁數(shù)： 96/128頁
文件大?。?/td> 641K
代理商： SPAK302PV16VC
Table of Contents
Paragraph
Title
Page
Number
viii
MC68EN302 USER’S MANUAL
MOTOROLA
3.6.2
Read and Write Cycle Operation ............................................................ 3-4
3.7
Refresh Operation................................................................................... 3-5
3.8
DRAM Controller I/O ............................................................................... 3-6
3.8.1
Control Signal Pins ................................................................................. 3-6
3.8.2
Column Address Strobes (CAS1–CAS0)................................................ 3-6
3.8.3
Row Address Strobes (RAS1–RAS0) ..................................................... 3-6
3.8.4
DRAM Read/Write (DRAMRW) .............................................................. 3-6
3.8.5
Address Mux (AMUX) ............................................................................. 3-7
3.8.6
Parity (PARITY1–PARITY0) ................................................................... 3-7
3.8.7
Muxing Scheme ...................................................................................... 3-7
Section 4
ETHERNET Controller
4.1
Register Description.................................................................................4-2
4.1.1
Ethernet Control Register (ECNTRL).......................................................4-3
4.1.2
Ethernet DMA Configuration Status Register (EDMA).............................4-3
4.1.3
Ethernet Maximum Receive Buffer Length (EMRBLR)............................4-5
4.1.4
Interrupt Vector Register (IVEC) ..............................................................4-6
4.1.5
Interrupt Event Register (INTR_EVENT) .................................................4-6
4.1.6
Interrupt Mask Register (INTR_MASK)....................................................4-8
4.1.7
Ethernet Configuration (ECNFIG) ............................................................4-9
4.1.8
Ethernet Test (ETHER_TEST)...............................................................4-10
4.1.9
AR Control Register (AR_CNTRL).........................................................4-11
4.2
Ethernet Buffer Descriptors....................................................................4-12
4.2.1
Ethernet Receive Buffer Descriptor (Rx BD)..........................................4-13
4.2.2
Ethernet Transmit Buffer Descriptor ......................................................4-16
4.3
DMA and Buffer Descriptor Logic ..........................................................4-18
4.3.1
Buffer Descriptor Logic ..........................................................................4-18
4.3.2
DMA Logic .............................................................................................4-19
4.4
Transmit and Receive FIFOs .................................................................4-19
4.4.1
Transmit FIFO........................................................................................4-19
4.4.2
Receive FIFO.........................................................................................4-20
4.5
Ethernet Protocol Logic..........................................................................4-20
4.5.1
Ethernet Transmit ..................................................................................4-20
4.5.2
Ethernet Receive ...................................................................................4-21
4.5.3
Ethernet Loopback.................................................................................4-22
4.6
Ethernet AR (Address Recognition).......................................................4-22
4.6.1
Buffer Descriptor Modification................................................................4-23
4.6.2
Writing Addresses into Tables ...............................................................4-25
4.6.3
Reading Addresses from Tables............................................................4-27
Section 5
Signal Descriptions
5.1
Pin/Signal Combinations..........................................................................5-1
5.2
MC68EN302/MC68302 Common Signals ...............................................5-4
5.3
MC68302 Signals Removed or Redefined...............................................5-5
相關(guān)PDF資料
PDF描述
SPAK302FC25C 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP132
MC68EN360EM25 7 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP240
MC68EN360FE33 RISC MICROCONTROLLER, CQFP240
MC68360RC25 RISC MICROCONTROLLER, CPGA241
MC68EN360RC25 RISC MICROCONTROLLER, CPGA241
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SPAK56854FG120 制造商:Freescale Semiconductor 功能描述:
SPAK56857BU120 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:120 MIPS Hybrid Processor
SPAK56F803BU80 制造商:Freescale Semiconductor 功能描述:
SPAK56F805FV80 制造商:Freescale Semiconductor 功能描述:
SPAKDSP303AG100 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC SPAKDSP303AG100 RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*