- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9967 > SI5100-H-BL (Silicon Laboratories Inc)IC TXRX SONET/SDH LP HS 195-PBGA PDF資料下載
參數(shù)資料
| 型號： | SI5100-H-BL |
| 廠商： | Silicon Laboratories Inc |
| 文件頁數(shù)： | 14/40頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC TXRX SONET/SDH LP HS 195-PBGA |
| 標準包裝： | 119 |
| 系列： | SiPHY™ |
| 類型： | 收發(fā)器 |
| 驅(qū)動器/接收器數(shù)： | 1/1 |
| 規(guī)程： | SONET/SDH |
| 電源電壓： | 1.71 V ~ 1.89 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 195-LBGA |
| 供應商設備封裝： | 195-BGA（15x15） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
Si5100
Rev. 1.5
21
9. Line Loopback
The Si5100 provides a line loopback mode that
establishes a loopback path from the high-speed
receive input to the high-speed transmit output. This
provides a mechanism for looping back the high-speed
clock and data recovered from RXDIN to the transmit
data output, TXDOUT, and clock, TXCLKOUT. This
mode is enabled when the LLBK input is set low.
Note: Setting both DLBK and LLBK low simultaneously is not
supported.
10. Bias Generation Circuitry
The Si5100 uses two external resistors, RXREXT and
TXREXT, to set internal bias currents for the receive
and transmit sections of the device, respectively. The
external resistors allow precise generation of bias
currents,
which
can
significantly
reduce
power
consumption. The bias generation circuitry requires two
3.09 k
(1%) resistors each connected between
RXREXT and GND and between TXREXT and GND.
11. Reference Clock
The Si5100 supports operation with one of two possible
reference clock sources. In the first configuration, an
external reference clock is connected to the REFCLK
input. The second configuration uses the parallel data
clock, TXCLK16IN, as the reference clock source. The
REFSEL input is used to select whether the REFCLK or
the TXCLK16IN input are used as the reference clock.
When REFCLK is selected as the reference clock
source (REFSEL = 1), two possible reference clock
frequencies
are
supported.
The
reference
clock
frequency provided on the REFCLK input can be either
1/16th or 1/32th the desired transceiver data rate. The
REFCLK frequency is selected using the REFRATE
input.
The TXCLK16IN clock frequency is equal to either 1/4th
or 1/16th the transceiver data rate depending on the
state of the MODE16 input. When TXCLK16IN is
selected as the reference clock source (REFSEL = 0),
the REFRATE input has no effect.
The CMU in the Si5100’s transmit section multiplies the
provided reference up to the serial transmit data rate.
When the CMU has achieved lock with the selected
reference, the TXLOL output is deasserted (driven
high).
The CDR in the receive section of the Si5100 uses the
selected reference clock to center the receiver PLL
frequency in order to speed lock acquisition. When the
receive CDR locks to the data input, the RXLOL signal
is deasserted (driven high).
12. Reset
The Si5100 is reset by holding the RESET pin low for at
least 1 s. When RESET is asserted, the input FIFO
pointers are reset and the digital control circuitry is
initialized.
When RESET transitions high to start normal operation,
the transmit CMU calibration is performed.
13. Transmit Differential Output
Circuitry
The Si5100 utilizes a current-mode logic (CML)
architecture to drive the high-speed serial output clock
and data on TXCLKOUT and TXDOUT. An example of
output termination with ac coupling is shown in Figure 9.
In applications with direct dc coupling, the 0.1
F
capacitors can be omitted. The differential peak-to-peak
voltage swing of the CML architecture is listed in
14. Internal Pullups and Pulldowns
On-chip 30 k
resistors are used to individually set the
LVTTL inputs if these inputs are left unconnected. The
specific default state of each input is enumerated in 17.
15. Power Supply Filtering
The transmitter-generated jitter is most sensitive to
power supply noise below its PLL loop-bandwidth
(BWSEL setting). The power supply noise of interest is
bounded between the SONET/SDH generated jitter
specification of 12 kHz (for 2.48832 Gbps) and the PLL
loop-bandwidth. Integrated supply noise from 1/10th the
SONET/SDH specification (1.2 kHz) to 10x the loop-
bandwidth should be suppressed to a level appropriate
for each design. Below the PLL loop-bandwidth, the
typical
generated
jitter
due
to
supply
noise
is
approximately 2.5 mUIpp per 1 mVrms; this parameter
can be used as a guideline for calculating the output
jitter and supply filtering requirements. The receiver
does not place additional power supply constraints
beyond those listed for the transmitter.
Please
contact
Silicon
Laboratories’
applications
engineering for recommendations on bypass capacitors
and their placement.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MS27484E8A98P | CONN PLUG 3POS STRAIGHT W/PINS |
| MS27474P14B5P | CONN RCPT 5POS JAM NUT W/PINS |
| SI5100-H-GL | IC TXRX SONET/SDH LP HS 195PBGA |
| IDT72V3650L7-5BB | IC FIFO SS 2048X36 7-5NS 144BGA |
| MS27513E22F21PB | CONN RCPT 21POS BOX MNT W/PINS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| Si5100-H-GL | 功能描述:電信線路管理 IC OC-48 STM-16 SONET SDH Trnscvr 1:16 RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray |
| SI-51010-F | 制造商:Bel Fuse 功能描述:- Trays |
| SI-51011-F | 制造商:BEL 制造商全稱:Bel Fuse Inc. 功能描述:SI-51011-F |
| SI-51012-F | 制造商:BEL 制造商全稱:Bel Fuse Inc. 功能描述:SI-51012-F |
| SI-51013-F | 制造商:Bel Fuse 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。