![](http://datasheet.mmic.net.cn/Silicon-Laboratories-Inc/SI5023-D-GM_datasheet_102105/SI5023-D-GM_8.png)
Si5023
8
Rev. 1.3
Table 3. AC Characteristics (Clock and Data)
(VDD = 3.3 V ±5%, TA = –40 to 85 °C)
Parameter
Symbol
Test Condition
Min
Typ
Max
Unit
Output Clock Rate
fCLK
RATESEL[0:1] = 11
2.46
—
2.7
GHz
RATESEL[0:1] = 01
1.232
—
1.35
GHz
RATESEL[0:1] = 10
616
—
675
MHz
RATESEL[0:1] = 00
154
—
158
MHz
Output Clock Rise Time—OC-48
tR
—
70
90
ps
Output Clock Fall Time—OC-48
tF
—
70
90
ps
Output Clock Duty Cycle
OC-48/12/3
47
50
53
% of
UI
Output Data Rise Time—OC-48
tR
—
80
110
ps
Output Data Fall Time—OC-48
tF
—
80
110
ps
Clock-to-Data Delay
FEC (2.7 GHz)
OC-48
GbE
OC-12
OC-3
tCr-D
190
440
800
4000
230
490
860
4100
265
560
940
4200
ps
Clock to Data Delay
FEC (2.7 GHz)
OC-48
tCf-D
–70
–60
–40
–30
–10
0
ps
Input Return Loss
100 kHz–1.5 GHz
1.5 GHz–4.0 GHz
–15
–10
—
dB
Slicing Level Offset
(relative to the internally set input
common mode voltage)
VSLICE
SLICE_LVL = 750 mV to
2.25 V
Loss-of-Signal Range*
(peak-to-peak differential)
VLOS
LOS_LVL = 1.50 TO 2.50 V
0—
40
mV
Loss-of-Signal Response Time
tLOS
820
25
s
*Note: Adjustment voltage is calculated as follows: VLOS = (LOS_LVL – 1.50)/25.