- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385814 > SAA7388GP (NXP SEMICONDUCTORS) Error correction and host interface IC for CD-ROM ELM PDF資料下載
參數(shù)資料
| 型號： | SAA7388GP |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | Error correction and host interface IC for CD-ROM ELM |
| 中文描述： | 8-BIT, 50.4 MHz, MICROCONTROLLER, PQFP80 |
| 文件頁數(shù)： | 27/60頁 |
| 文件大?。?/td> | 226K |
| 代理商： | SAA7388GP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
1996 Apr 26
27
Philips Semiconductors
Preliminary specification
Error correction and host interface IC for
CD-ROM (ELM)
SAA7388
7.9.1.3
Data Transfer
The other registers are used for data transfers. These can only occur when the sub-CPU has enabled a data transfer.
This will be indicated to the host by the DTEN pin being LOW.
7.9.2
O
AK COMPATIBILITY MODE
Table 26
Oak compatibility mode
Note
1.
Where X = don’t care.
Data transfer is selected when the transfer type is non-DMA, the sub-CPU has started a data transfer and the DTS bit in
the HCON register has not been asserted.
DMA transfer is selected using the HCON register.
The COMIN and SBOUT registers are similar to the same registers in the Sanyo compatibility mode.
7.9.2.1
RESET Sub-CPU
Writing to this register causes the SCRST pin to go LOW for several clock periods. The SAA7388 registers are not
affected.
7.9.2.2
TSTAT
Table 27
TSTAT register bits
This is the host Transfer Status Register. The EJECT bit reflects the state of the EJECT pin. Bits EOP, STEN and DTEN
have the same operation as the equivalent pins in the Sanyo compatibility mode. Bit WAIT is the same as the Sanyo
mode WAIT pin when non-DMA transfer is selected otherwise it is logic 1. Bit DRQ is the same as the Sanyo mode WAIT
pin when DMA transfer is selected otherwise it is logic 0.
DMACK
HEN
(1)
DA1
(1)
DA0
(1)
HRD
(1)
HWR
(1)
DATA TRANSFER
SELECTED
(1)
OPERATION
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
1
X
X
0
0
0
0
0
0
1
X
X
X
0
0
0
0
1
1
0
X
X
X
1
0
1
0
1
0
1
X
1
0
0
1
0
1
0
1
0
X
0
1
NO
NO
YES
YES
X
X
X
X
X
X
write COMIN
read SBOUT
write data
read data
RESET sub-CPU
read TSTAT
write HCON
none
write DMA data
read DMA data
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
1
1
EJECT
WAIT
EOP
STEN
DTEN
DRQ
相關PDF資料 |
PDF描述 |
|---|---|
| SAA7388 | Error correction and host interface IC for CD-ROM ELM |
| SAA7392HL | Channel encoder/decoder CDR60 |
| SAA7392 | Channel encoder/decoder CDR60(通道編碼器/譯碼器) |
| SAA7705H | Car radio Digital Signal Processor（DSP）(車載電臺數(shù)字信號處理器) |
| SAA7712H | Sound effects DSP(聲音效應數(shù)字信號處理器) |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| SAA7390 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:High performance Compact Disc-Recordable CD-R controller |
| SAA7390GP | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:High performance Compact Disc-Recordable CD-R controller |
| SAA7391 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:ATAPI CD-R block encoder/decoder |
| SAA7391H | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:ATAPI CD-R block encoder/decoder |
| SAA7392 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Channel encoder/decoder CDR60 |
發(fā)布緊急采購，3分鐘左右您將得到回復。