- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385814 > SAA7388GP (NXP SEMICONDUCTORS) Error correction and host interface IC for CD-ROM ELM PDF資料下載
| 型號： | SAA7388GP |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | Error correction and host interface IC for CD-ROM ELM |
| 中文描述： | 8-BIT, 50.4 MHz, MICROCONTROLLER, PQFP80 |
| 文件頁數(shù)： | 22/60頁 |
| 文件大?。?/td> | 226K |
| 代理商： | SAA7388GP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當(dāng)前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
1996 Apr 26
22
Philips Semiconductors
Preliminary specification
Error correction and host interface IC for
CD-ROM (ELM)
SAA7388
7.7.21
MEMS
This register is used to specify the configuration of the external buffer memory.
Table 19
MEMS register bits
Table 20
Host priority access
BIT
NAME
DESCRIPTION
7
6
5
4
3
PRIORITY
PRIORITY
RFRSH
Host priority access. These bits specify the external memory accesses priority.
DRAM refresh rate. Setting this bit specifies a DRAM refresh rate of clock
frequency/400. Clearing this bit specifies a rate of clock frequency/200. WIth a 33 MHz
clock this bit should be set, while with a 16 MHz clock the bit should be clear.
DRAM width select. This bit should be set if the external DRAM has a nibble wide data
bus. If the data bus is byte wide then this bit should be clear.
SRAM/DRAM select. If the external buffer memory is DRAM then this bit should be
cleared. If the memory is SRAM this bit should be set.
CACHE memory select. If the internal cache is available then this bit should be clear.
Setting this bit to logic 1 indicates that there is no internal cache memory.
2
WIDTH
1
STATIC
0
CACHE
PRIORITY BITS
ACCESS
BIT 6
BIT 5
0
0
1
1
0
1
0
1
only one host access has highest priority
two successive host accesses have highest priority
three successive host accesses have highest priority
four successive host accesses have highest priority
7.7.22
ITRG
In the ATAPI mode writing to this register generates a host
interrupt. This interrupt is cleared when the host reads the
ATAPI status register or writes to the ATAPI command
register.
In the Sanyo and Oak compatibility modes writing to this
register has no effect.
7.7.23
ASTAT
This write only register is only available in the ATAPI
mode; it is the ATAPI status register and is used to transfer
status information to the ATAPI host.
Bit 7 of this register is the BSY bit and this is set by the
SAA7388 whenever;
SAA7388 is the selected drive and the host writes to the
command register (ACMD)
The host writes the execute drive diagnostic command
(90H) to the command register
The host writes to the device control register (ADCTR)
and sets the SRST bit
There is a hardware reset.
On reset this register is set to (80H).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SAA7388 | Error correction and host interface IC for CD-ROM ELM |
| SAA7392HL | Channel encoder/decoder CDR60 |
| SAA7392 | Channel encoder/decoder CDR60(通道編碼器/譯碼器) |
| SAA7705H | Car radio Digital Signal Processor（DSP）(車載電臺(tái)數(shù)字信號處理器) |
| SAA7712H | Sound effects DSP(聲音效應(yīng)數(shù)字信號處理器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SAA7390 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:High performance Compact Disc-Recordable CD-R controller |
| SAA7390GP | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:High performance Compact Disc-Recordable CD-R controller |
| SAA7391 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:ATAPI CD-R block encoder/decoder |
| SAA7391H | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:ATAPI CD-R block encoder/decoder |
| SAA7392 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Channel encoder/decoder CDR60 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。