參數(shù)資料
型號(hào)： SAA5500PS/NNNN
廠商： NXP SEMICONDUCTORS
元件分類(lèi)： 微控制器/微處理器
英文描述： 8-BIT, OTPROM, 12 MHz, MICROCONTROLLER, PDIP52
封裝： 0.600 INCH, PLASTIC, SDIP-52
文件頁(yè)數(shù)： 30/80頁(yè)
文件大小： 340K
代理商： SAA5500PS/NNNN
1999 Oct 27
36
Philips Semiconductors
Preliminary specication
Standard TV microcontrollers with
On-Screen Display (OSD)
SAA55xx
15.2
Tuning Pulse Width Modulator (TPWM)
The device has a single 14-bit PWM that can be used for
Voltage Synthesis Tuning. The method of operation is
similar to the normal PWM except the repetition period is
42.66
s.
15.2.1
TPWM CONTROL
Two SFRs are used to control the TPWM, they are TDACL
and TDACH. The TPWM is enabled by setting the
TPWE bit in the TDACH SFR. The most significant bits
TD<13:7> alter the high period between 0 and 42.33
s.
The 7 least significant bits TD<6:0> extend certain pulses
by a further 0.33
s, e.g. if TD<6:0> = 01H then
1 in 128 periods will be extended by 0.33
s, if
TD<6:0> = 02H then 2 in 128 periods will be extended.
The TPWM will not start to output a new value until TDACH
has been written to. Therefore, if the value is to be
changed, TDACL should be written before TDACH.
15.3
Software ADC (SAD)
Four successive approximation Analog-to-Digital
Converters can be implemented in software by making use
of the on-board 8-bit Digital-to-Analog Converter and
Analog Comparator.
15.3.1
SAD CONTROL
The control of the required analog input is done using the
channel select bits CH<1:0> in the SAD SFR, this selects
the required analog input to be passed to one of the inputs
of the comparator. The second comparator input is
generated by the DAC whose value is set by the bits
SAD<7:0> in the SAD and SADB SFRs. A comparison
between the two inputs is made when the start compare
bit ST in the SAD SFR is set, this must be at least one
instruction cycle after the SAD<7:0> value has been set.
The result of the comparison is given on VHI one
instruction cycle after the setting of ST.
15.3.2
SAD INPUT VOLTAGE
The external analog voltage that is used for comparison
with the internally generated DAC voltage does not have
the same voltage range. The DAC has a lower reference
level of VSSA and an upper reference level of VSSP.
The resolution of the DAC voltage with a nominal value is
3.3
256 ≈ 13 mV. The external analog voltage has a lower
value equivalent to VSSA and an upper value equivalent to
VDDP Vtn, where Vtn is the threshold voltage for an N type
Metal Oxide Semiconductor transistor. The reason for this
is that the input pins for the analog signals (P3.0 to P3.3)
are 5 V tolerant for normal port operations, i.e. when not
used as analog input. To protect the analog multiplexer
and comparator circuitry from the 5 V, a series transistor is
used to limit the voltage. This limiting introduces a voltage
drop equivalent to Vtn (≈0.6 V) on the input voltage.
Therefore, for an input voltage in the range VDDP to
VDDP Vtn the SAD returns the same comparison value.
15.3.3
SAD DC COMPARATOR MODE
The SAD module incorporates a DC Comparator mode
which is selected using the DC_COMP control bit in the
SADB SFR. This mode enables the microcontroller to
detect a threshold crossing at the input to the selected
analog input pin (P3.0/ADC0, P3.1/ADC1, P3.2/ADC2 or
P3.3/ADC3) of the Software ADC. A level sensitive
interrupt is generated when the analog input voltage level
at the pin falls below the analog output level of the SAD
DAC.
This mode is intended to provide the device with a
wake-up mechanism from Power-down or Idle mode when
a key-press on the front panel of the TV is detected.
The following software sequence should be used when
utilizing this mode for Power-down or Idle:
1. Disable INT1 using the IE SFR.
2. Set INT1 to level sensitive using the TCON SFR.
3. Set the DAC digital input level to the desired threshold
level using SAD/SADB SFRs and select the required
input pin (P3.0/ADC0, P3.1/ADC1, P3.2/ADC2 or
P3.3/ADC3) using CH<1:0> in the SAD SFR.
4. Enter DC Compare mode by setting the DC_COMP
enable bit in the SADB SFR.
5. Enable INT1 using the IE SFR.
6. Enter Power-down or Idle mode. Upon wake-up the
SAD should be restored to its conventional operating
mode by disabling the DC_COMP control bit.
相關(guān)PDF資料
PDF描述
SAA6703AH CRT OR FLAT PNL GRPH DSPL CTLR, PQFP160
SAA7157T-T 29 MHz, VIDEO CLOCK GENERATOR, PDSO20
SAA7388GP-T 8-BIT, 50.4 MHz, MICROCONTROLLER, PQFP80
SAB-C163-16F25F 16-BIT, FLASH, 25 MHz, MICROCONTROLLER, PQFP100
SAB-C165-L25F 16-BIT, 14 MHz, MICROCONTROLLER, PQFP100
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SAA5501PS 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:Standard TV Microcontrollers with On-Screen Display(OSD)
SAA5502PS 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:Standard TV Microcontrollers with On-Screen Display(OSD)
SAA5503PS 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:Standard TV Microcontrollers with On-Screen Display(OSD)
SAA5520 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:Standard TV Microcontrollers with On-Screen Display(OSD)
SAA5520PS 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:Standard TV Microcontrollers with On-Screen Display(OSD)
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*