- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98073 > SAA5500PS/NNNN (NXP SEMICONDUCTORS) 8-BIT, OTPROM, 12 MHz, MICROCONTROLLER, PDIP52 PDF資料下載
參數(shù)資料
| 型號： | SAA5500PS/NNNN |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, OTPROM, 12 MHz, MICROCONTROLLER, PDIP52 |
| 封裝： | 0.600 INCH, PLASTIC, SDIP-52 |
| 文件頁數(shù)： | 27/80頁 |
| 文件大?。?/td> | 340K |
| 代理商： | SAA5500PS/NNNN |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁
1999 Oct 27
33
Philips Semiconductors
Preliminary specication
Standard TV microcontrollers with
On-Screen Display (OSD)
SAA55xx
12 INTERRUPT SYSTEM
The device has six interrupt sources, each of which can be
enabled or disabled. When enabled each interrupt can be
assigned one of two priority levels. There are four
interrupts that are common to the 80C51, two of these are
external interrupts (EX0 and EX1) and the other two are
timer interrupts (ET0 and ET1). In addition to the
conventional 80C51 interrupts, one application specific
interrupt is incorporated internal to the device which has
following functionality:
Display Busy interrupt (EBUSY). An interrupt is
generated when the display enters either a Horizontal or
Vertical Blanking Period. i.e. Indicates when the
microcontroller can update the Display RAM without
causing undesired effects on the screen. This interrupt
can be configured in one of two modes using the
Memory Mapped Register (MMR) Configuration
(address 87FFH, bit TXT/V):
– Text Display Busy. An interrupt is generated on each
active horizontal display line when the Horizontal
Blanking Period is entered
– Vertical Display Busy. An interrupt is generated on
each vertical display field when the Vertical Blanking
Period is entered.
12.1
Interrupt enable structure
Each of the individual interrupts can be enabled or
disabled by setting or clearing the relevant bit in the
Interrupt Enable Register (IE). All interrupt sources can
also be globally disabled by clearing the EA bit (IE.7).
12.2
Interrupt enable priority
Each interrupt source can be assigned one of two priority
levels. The interrupt priorities are defined by the Interrupt
Priority Register (IP). A low priority interrupt can be
interrupted by a high priority interrupt, but not by another
low priority interrupt. A high priority interrupt can not be
interrupted by any other interrupt source. If two requests of
different priority levels are received simultaneously, the
request with the highest priority level is serviced.
If requests of the same priority level are received
simultaneously, an internal polling sequence determines
which request is serviced. Thus, within each priority level
there is a second priority structure determined by the
polling sequence as defined in Table 8.
Table 8
Interrupt priority (within same level)
12.3
Interrupt vector address
The processor acknowledges an interrupt request by
executing a hardware generated LCALL to the appropriate
servicing routine. The interrupt vector addresses for each
source are shown in Table 8.
12.4
Level/edge interrupt
The external interrupt can be programmed to be either
level-activated or transition-activated by setting or clearing
the IT0/IT1 bits in the Timer Control SFR (TCON).
Table 9
External interrupt activation
The external interrupt INT1 differs from the standard
80C51 interrupt in that it is activated on both edges when
in edge sensitive mode. This is to allow software pulse
width measurement for handling remote control inputs.
SOURCE
PRIORITY
WITHIN LEVEL
INTERRUPT
VECTOR
EX0
highest
0003H
ET0
000BH
EX1
0013H
ET1
001BH
ES2
002BH
EBUSY
lowest
0033H
ITx
LEVEL
EDGE
0
active LOW
1
INT0 = negative edge
INTI = positive and negative edge
相關PDF資料 |
PDF描述 |
|---|---|
| SAA6703AH | CRT OR FLAT PNL GRPH DSPL CTLR, PQFP160 |
| SAA7157T-T | 29 MHz, VIDEO CLOCK GENERATOR, PDSO20 |
| SAA7388GP-T | 8-BIT, 50.4 MHz, MICROCONTROLLER, PQFP80 |
| SAB-C163-16F25F | 16-BIT, FLASH, 25 MHz, MICROCONTROLLER, PQFP100 |
| SAB-C165-L25F | 16-BIT, 14 MHz, MICROCONTROLLER, PQFP100 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| SAA5501PS | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Standard TV Microcontrollers with On-Screen Display(OSD) |
| SAA5502PS | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Standard TV Microcontrollers with On-Screen Display(OSD) |
| SAA5503PS | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Standard TV Microcontrollers with On-Screen Display(OSD) |
| SAA5520 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Standard TV Microcontrollers with On-Screen Display(OSD) |
| SAA5520PS | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Standard TV Microcontrollers with On-Screen Display(OSD) |
發(fā)布緊急采購，3分鐘左右您將得到回復。