- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄98068 > S1C60L13F 4-BIT, MROM, 0.032768 MHz, MICROCONTROLLER, PQFP80 PDF資料下載
參數(shù)資料
| 型號(hào)： | S1C60L13F |
| 元件分類(lèi)： | 微控制器/微處理器 |
| 英文描述： | 4-BIT, MROM, 0.032768 MHz, MICROCONTROLLER, PQFP80 |
| 封裝： | PLASTIC, QFP14-80 |
| 文件頁(yè)數(shù)： | 16/104頁(yè) |
| 文件大?。?/td> | 850K |
| 代理商： | S1C60L13F |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)當(dāng)前第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)
S1C60N13 TECHNICAL MANUAL
EPSON
11
CHAPTER 3: CPU, ROM, RAM
CHAPTER
3 CPU, ROM, RAM
3.1 CPU
The S1C60N13 Series employs the core CPU S1C6200C for the CPU, so that register configuration,
instructions and so forth are virtually identical to those in other family processors using the S1C6200/
6200A/6200B/6200C.
Refer to the "S1C6200/6200A Core CPU Manual" for details about the core CPU.
Note the following points with regard to the S1C60N13 Series:
(1) The SLEEP operation is not assumed, so the SLP instruction cannot be used.
(2) Because the ROM capacity is 4,096 words, bank bits are unnecessary and PCB and NBP are not used.
(3) Data memory is set up to two pages, so only the two low-order bits are valid for the page portion (XP,
YP) of the index register that specifies addresses. (The two high-order bits are ignored.)
3.2 ROM
The built-in ROM, a mask ROM for loading the program, has a capacity of 4,096 steps, 12 bits each. The
program area is 16 pages (0–15), each of 256 steps (00H–FFH). After initial reset, the program start
address is page 1, step 00H. The interrupt vector is allocated to page 1, steps 01H–0FH.
Step 00H
Step 01H
Step 0FH
Step 10H
Step FFH
12 bits
Program start address
Interrupt vector area
Bank 0
Program area
Page 0
Page 1
Page 2
Page 3
Page 15
Fig. 3.2.1 ROM configuration
3.3 RAM
The RAM, a data memory for storing a variety of data, has a capacity of 256 words, 4-bit words. When
programming, keep the following points in mind:
(1) Part of the data memory is used as stack area when saving subroutine return addresses and registers,
so be careful not to overlap the data area and stack area.
(2) Subroutine calls and interrupts take up three words on the stack.
(3) Data memory 000H–00FH is the memory area pointed by the register pointer (RP).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S1C60L13D | 4-BIT, MROM, 0.032768 MHz, MICROCONTROLLER, UUC79 |
| S1C60A13F | 4-BIT, MROM, 1.2 MHz, MICROCONTROLLER, PQFP80 |
| S1C60L16F0A0100 | 4-BIT, MROM, 0.032768 MHz, MICROCONTROLLER, PQFP80 |
| S1C60N01F | 4-BIT, MROM, 0.08 MHz, MICROCONTROLLER, PQFP48 |
| S1C60N02D | 4-BIT, MROM, 0.08 MHz, MICROCONTROLLER, UUC52 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S1C60L16 | 制造商:EPSON 制造商全稱(chēng):EPSON 功能描述:4-bit Single Chip Microcomputer |
| S1C60N05 | 制造商:EPSON 制造商全稱(chēng):EPSON 功能描述:4-bit Single Chip Microcomputer |
| S1C60N08 | 制造商:EPSON 制造商全稱(chēng):EPSON 功能描述:4-bit Single Chip Microcomputer |
| S1C60N16 | 制造商:EPSON 制造商全稱(chēng):EPSON 功能描述:4-bit Single Chip Microcomputer |
| S1C60R08 | 制造商:EPSON 制造商全稱(chēng):EPSON 功能描述:4-bit Single Chip Microcomputer |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。