
8201layoutguide(V1.00)
2000-11-08
REALTEK
Chip design & System design
3
cross the digital signals with Analog/Power, you had better a 90
°
cross
.
!
The trace length and the ratio of trace width to trace height above the ground planes
should be consider carefully. The clocks and other high speed signal trace should be
short and wide as possible. (compare with normal digital trace). It is better to have a
ground plane under these traces, and if possible, with GND plane around.
!
Trace length of a signal should not exceed 1/20 of the highest harmonic (about 10
th
)
wavelength. For example, the 25M clock trace should not exceed 30cm and the
125M signal traces should not exceed 12cm (Tx
±
, Rx
±
).
!
The trace of Power signal (de-couple cap traces, power traces, grounding traces)
should be short and wide, the VIAs of de-couple cap should be larger in diameter.
!
Each cap should have a separated VIA to GND. GND VIA should be within 0.2
inch. Avoid the following de-couple cap connection :
8
2
0
1
Rx-
Rx+
Tx-
Tx+
GND
GND
fair !
good !
8
2
0
1
Rx-
Rx+
Tx-
Tx+
GND
GND
GND
GND
GND
GND
!
De-couple cap
Should be placed as close to IC as pos., the traces should be short. Every RTL8201
analog power need de-couple (pin 32, 36, 48). Every RTL8201 digital power with a
de-couple cap will be better, especially, for 8, 14 pin (connected as follow).
8201
VDD
GND
14
17
8
11
VDD
GND
to power plane
to GND plane
!
Ferrite Bead placement: The bead connected to 32, 36, 48 should be close to
RTL8201, at least 48 pin must need beads (100M/100
).
!
Tx
±
, Rx
±
traces should pay more attention :