參數(shù)資料
型號(hào)： RTL8201CP
廠商： Electronic Theatre Controls, Inc.
英文描述： SINGLE-CHIP/SINGLE-PORT 10/100M FAST ETHERNET PHYCEIVER (With Auto Crossover)
中文描述： SINGLE-CHIP/SINGLE-PORT個(gè)10/100M快速以太網(wǎng)PHYCEIVER（自動(dòng)交叉）
文件頁(yè)數(shù)： 9/38頁(yè)
文件大?。?/td> 512K
代理商： RTL8201CP
RTL8201CP
Datasheet
Single-Chip/Port 10/100 Fast Ethernet PHYceiver
4
Track ID: JATR-1076-21 Rev. 1.21
5. Pin Description
LI: Latched Input during Power up or Reset
O: Output
I: Input
IO: Bi-directional input and output
P: Power
5.1. MII Interface
Table 1. MII Interface
Description
Transmit Clock.
This pin provides a continuous clock as a timing reference for TXD[3:0] and
TXEN.
Transmit Enable.
The input signal indicates the presence of valid nibble data on TXD[3:0].
Transmit Data.
The MAC will source TXD[0..3] synchronous with TXC when TXEN is
asserted.
Receive Clock.
This pin provides a continuous clock reference for RXDV and RXD[0..3]
signals. RXC is 25MHz in 100Mbps mode and 2.5Mhz in 10Mbps mode.
Collision Detect.
COL is asserted high when a collision is detected on the media.
During power on reset, this pin status is latched to determine at which LED
mode to operate:
0
:
CP LED mode
1
:
BL LED mode
An internal weak pull low resistor sets this to the default CP LED mode. It is possible
to use an external 5.1K
pull high resistor to enable BL LED mode.
Carrier Sense.
This pin’s signal is asserted high if the media is not in Idle state.
An internal weak pull low resistor sets this to normal operation mode. An external
5.1K
pull low resistor could be reserved to ensure operating at normal mode.
Receive Data Valid.
This pin’s signal is asserted high when received data is present on the RXD[3:0]
lines. The signal is de-asserted at the end of the packet. The signal is valid on
the rising edge of the RXC.
Receive Data.
These are the four parallel receive data lines aligned on the nibble boundaries
driven synchronously to the RXC for reception by the external physical unit
(PHY).
Receive Error.
If a 5B decode error occurs, such as invalid /J/K/, invalid /T/R/, or invalid
symbol, this pin will go high.
Fiber/UTP Enable.
During power on reset, this pin status is latched to determine the media mode to
operate in.
1: Fiber mode
0: UTP mode
An internal weak pull low resistor sets this to the default of UTP mode. It is possible to
use an external 5.1K
pull high resistor to enable fiber mode.
After power on, the pin operates as the Receive Error pin.
Name
TXC
Type
O
Pin No.
7
TXEN
I
2
TXD[3:0]
I
3, 4, 5, 6
RXC
O
16
COL
LI/O
1
CRS
LI/O
23
RXDV
O
22
RXD[3:0]
O
18, 19, 20, 21
RXER/
FXEN
LI/O
24
相關(guān)PDF資料
PDF描述
RTL8201CP-LF SINGLE-CHIP/SINGLE-PORT 10/100M FAST ETHERNET PHYCEIVER (With Auto Crossover)
RTL8201CP-VD SINGLE-CHIP/SINGLE-PORT 10/100M FAST ETHERNET PHYCEIVER (With Auto Crossover)
RTL8201CP-VD-LF SINGLE-CHIP/SINGLE-PORT 10/100M FAST ETHERNET PHYCEIVER (With Auto Crossover)
RT ECONOLINE - DC/DC - CONVERTER
S101032SS02BE Slide Switches
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
RTL8201CP-LF 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SINGLE-CHIP/SINGLE-PORT 10/100M FAST ETHERNET PHYCEIVER (With Auto Crossover)
RTL8201CP-VD 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SINGLE-CHIP/SINGLE-PORT 10/100M FAST ETHERNET PHYCEIVER (With Auto Crossover)
RTL8201CP-VD-LF 制造商:WIZnet Co Ltd 功能描述:Physical I/F Chip+Auto-Crossover,Realtek 制造商:Realtek Semiconductor 功能描述: 制造商:WIZnet Co Ltd 功能描述:IC,RTL8201CP-VD-LF 制造商:WIZNET INC 功能描述:IC,RTL8201CP-VD-LF
RTL8201CP電路圖-1 制造商:未知廠家 制造商全稱:未知廠家 功能描述:RTL8201CP電路圖-1
RTL8201CP電路圖-3 制造商:未知廠家 制造商全稱:未知廠家 功能描述:RTL8201CP電路圖-3
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*