- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385788 > RTL8201CP (Electronic Theatre Controls, Inc.) SINGLE-CHIP/SINGLE-PORT 10/100M FAST ETHERNET PHYCEIVER (With Auto Crossover) PDF資料下載
參數(shù)資料
| 型號(hào)： | RTL8201CP |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | SINGLE-CHIP/SINGLE-PORT 10/100M FAST ETHERNET PHYCEIVER (With Auto Crossover) |
| 中文描述： | SINGLE-CHIP/SINGLE-PORT個(gè)10/100M快速以太網(wǎng)PHYCEIVER（自動(dòng)交叉） |
| 文件頁(yè)數(shù)： | 20/38頁(yè) |
| 文件大?。?/td> | 512K |
| 代理商： | RTL8201CP |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)當(dāng)前第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)
RTL8201CP
Datasheet
Single-Chip/Port 10/100 Fast Ethernet PHYceiver
15
Track ID: JATR-1076-21 Rev. 1.21
The RXDV signal will be asserted when decoded 5B are /J/K/ and will be de-asserted if the 5B are /T/R/
or IDLE in 100Mbps mode. In 10Mbps mode, the RXDV signal is the same as the CRS signal.
The RXER (Receive Error) signal will be asserted if any 5B decode errors occur such as invalid J/K,
invalid T/R, or invalid symbol. This pin will go high for one or more clock periods to indicate to the
reconciliation sublayer that an error was detected somewhere in the frame.
Note: The RTL8201CP does not use a TXER signal. This does not affect the transmit function.
7.1.2. Serial Management
The MAC layer device can use the MDC/MDIO management interface to control a maximum of 31
RTL8201CP devices, configured with different PHY addresses (00001b to 11111b). During a hardware
reset, the logic levels of pins 9, 10, 12, 13, 15 are latched into the RTL8201CP to be set as the PHY
address for management communication via the serial interface. Setting the PHY address to 00000b will
put the RTL8201CP into power down mode. The read and write frame structure for the management
interface is illustrated in Figure 3 and Figure 4.
D15 D14 D13 D12 D11 D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
A4
A3
A2
A1
A0
R4
R3
R2
R1
R0
0
1
1
0
0
32 1s
OP
ST
Preamble
PHYAD[4:0]
TA
DATA
REGAD[4:0]
Idle
MDC
MDIO
MDIO is sourced by MAC. Clock data into PHY on rising edge of MDC
Z
MDIO is sourced by PHY. Clock data from PHY on rising edge of MDC
Figure 3. Read Cycle
D15 D14
D13 D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
A4
A3
A2
A1
A0
R4
R3
R2
R1
R0
1
0
1
0
1
0
32 1s
OP
ST
Preamble
PHYAD[4:0]
TA
DATA
REGAD[4:0]
Idle
MDC
MDIO
MDIO is sourced by MAC. Clock data into PHY on rising edge of MDC
Figure 4. Write Cycle
Table 21. Serial Management
Name
Preamble
Description
32 contiguous logical ‘1’s sent by the MAC on MDIO along with 32 corresponding cycles on MDC. This
provides synchronization for the PHY.
Start of Frame. Indicated by a 01 pattern.
Operation Code.
Read: 10
Write: 01
PHY Address. Up to 31 PHYs can be connected to one MAC. This 5-bit field selects which PHY the
frame is directed to.
Register Address. This is a 5-bit field that sets which of the 32 registers of the PHY this operation refers to.
Turnaround. This is a 2-bit time-spacing between the register address and the data field of a frame to avoid
contention during a read transaction. For a read transaction, both the STA and the PHY shall remain in a
high-impedance state for the first bit time of the turnaround. The PHY shall drive a zero bit during the
second bit time of the turnaround of a read transaction.
Data. These are the 16 bits of data.
Idle Condition. Not truly part of the management frame. This is a high impedance state. Electrically, the
PHY’s pull-up resistor will pull the MDIO line to a logical ‘1’.
ST
OP
PHYAD
REGAD
TA
DATA
IDLE
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| RTL8201CP-LF | SINGLE-CHIP/SINGLE-PORT 10/100M FAST ETHERNET PHYCEIVER (With Auto Crossover) |
| RTL8201CP-VD | SINGLE-CHIP/SINGLE-PORT 10/100M FAST ETHERNET PHYCEIVER (With Auto Crossover) |
| RTL8201CP-VD-LF | SINGLE-CHIP/SINGLE-PORT 10/100M FAST ETHERNET PHYCEIVER (With Auto Crossover) |
| RT | ECONOLINE - DC/DC - CONVERTER |
| S101032SS02BE | Slide Switches |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| RTL8201CP-LF | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SINGLE-CHIP/SINGLE-PORT 10/100M FAST ETHERNET PHYCEIVER (With Auto Crossover) |
| RTL8201CP-VD | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SINGLE-CHIP/SINGLE-PORT 10/100M FAST ETHERNET PHYCEIVER (With Auto Crossover) |
| RTL8201CP-VD-LF | 制造商:WIZnet Co Ltd 功能描述:Physical I/F Chip+Auto-Crossover,Realtek 制造商:Realtek Semiconductor 功能描述: 制造商:WIZnet Co Ltd 功能描述:IC,RTL8201CP-VD-LF 制造商:WIZNET INC 功能描述:IC,RTL8201CP-VD-LF |
| RTL8201CP電路圖-1 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:RTL8201CP電路圖-1 |
| RTL8201CP電路圖-3 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:RTL8201CP電路圖-3 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。