參數(shù)資料
型號(hào): RTL8201CP-VD-LF
廠商: Electronic Theatre Controls, Inc.
英文描述: SINGLE-CHIP/SINGLE-PORT 10/100M FAST ETHERNET PHYCEIVER (With Auto Crossover)
中文描述: SINGLE-CHIP/SINGLE-PORT個(gè)10/100M快速以太網(wǎng)PHYCEIVER(自動(dòng)交叉)
文件頁(yè)數(shù): 29/38頁(yè)
文件大?。?/td> 512K
代理商: RTL8201CP-VD-LF
RTL8201CP
Datasheet
Single-Chip/Port 10/100 Fast Ethernet PHYceiver
24
Track ID: JATR-1076-21 Rev. 1.21
8.2. AC Characteristics
8.2.1. MII Transmission Cycle Timing
Table 33. MII Transmission Cycle Timing
Symbol
t
1
Description
TXCLK high pulse width
Minimum
14
Typical
20
Maximum
26
Unit
ns
100Mbps
10Mbps
100Mbps
10Mbps
100Mbps
10Mbps
100Mbps
140
14
140
10
200
20
200
40
400
24
260
26
260
ns
ns
ns
ns
ns
ns
t
2
TXCLK low pulse width
t
3
TXCLK period
t
4
TXEN, TXD[0:3] setup to
TXCLK rising edge
10Mbps
100Mbps
5
ns
ns
10
25
t
5
TXEN, TXD[0:3] hold after
TXCLK rising edge
10Mbps
100Mbps
10Mbps
100Mbps
5
ns
ns
ns
ns
40
400
160
t
6
TXEN sampled to CRS high
t
7
TXEN sampled to CRS low
10Mbps
100Mbps
2000
140
ns
ns
60
70
t
8
Transmit latency
10Mbps
100Mbps
10Mbps
400
170
ns
ns
ns
100
t
9
Sampled TXEN inactive to end
of frame
Figure 6 shows an example of a packet transfer from MAC to PHY on the MII interface.
TXCLK
V
IH(min)
V
IL(max)
TXD[0:3]
TXEN
V
IH(min)
V
IL(max)
t
4
t
5
t
3
t
1
t
2
Figure 6. MII Transmission Cycle Timing-1
相關(guān)PDF資料
PDF描述
RT ECONOLINE - DC/DC - CONVERTER
S101032SS02BE Slide Switches
S101031SS02B Slide Switches
S101031SS02BE Slide Switches
S101031SS02DB Slide Switches
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
RTL8201CP電路圖-1 制造商:未知廠家 制造商全稱:未知廠家 功能描述:RTL8201CP電路圖-1
RTL8201CP電路圖-3 制造商:未知廠家 制造商全稱:未知廠家 功能描述:RTL8201CP電路圖-3
RTL8201EL 制造商:Realtek Semiconductor 功能描述:IC,LAN TRANSCEIVER,SINGLE,CMOS,QFP,48PIN,PLASTIC
RTL8201F 制造商:Realtek 功能描述:10/100 PHY recevier
RTL8201L 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Layout guide