- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄299771 > PIC16C662T-20I/P 8-BIT, OTPROM, 20 MHz, RISC MICROCONTROLLER, PDIP40 PDF資料下載
參數(shù)資料
| 型號： | PIC16C662T-20I/P |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, OTPROM, 20 MHz, RISC MICROCONTROLLER, PDIP40 |
| 封裝： | 0.600 INCH, PLASTIC, DIP-40 |
| 文件頁數(shù)： | 95/136頁 |
| 文件大?。?/td> | 634K |
| 代理商： | PIC16C662T-20I/P |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁當前第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁
1996 Microchip Technology Inc.
Preliminary
DS30559A-page 61
PIC16C64X & PIC16C66X
9.4.5
PARITY ERROR RESET (PER)
PIC16C64X & PIC16C66X devices have on-chip parity
bits that can be used to verify the contents of program
memory. Parity bits may be useful in applications in
order to increase overall reliability of a system.
There are two parity bits for each word of Program
Memory. The parity bits are computed on alternating
bits of the program word. One computation is per-
formed using even parity, the other using odd parity. As
a program executes, the parity is veried. The even
parity bit is XOR’d with the even bits in the program
memory word. The odd parity bit is negated and XOR’d
with the odd bits in the program memory word. When
an error is detected, a reset is generated and the PER
ag bit in the PCON register is set. This indication can
allow software to act on a failure. However, there is no
indication of the program memory location of the failure
of the Program Memory. This ag can only be cleared
in software or by a POR.
The parity array is user selectable during programming.
Bit7 of the conguration word located at address 2007h
can be programmed (read as '0') to disable parity
checking. If left unprogrammed (read as '1'), parity
checking is enabled.
9.4.6
TIME-OUT SEQUENCE
On power-up, the time-out sequence is as follows: First
PWRT time-out is invoked after POR has expired. Then
the OST is activated. The total time-out will vary based
on oscillator conguration and PWRTE bit status. For
example, in RC mode with the PWRTE bit set (PWRT
disabled), there will be no time-out at all. Figure 9-9,
and
depict
time-out
sequences.
Since the time-outs occur from the POR pulse, if MCLR
is kept low long enough, the time-outs will expire. Then
bringing MCLR high will begin execution immediately
(Figure 9-10). This is useful for testing purposes or to
synchronize more than one device operating in parallel.
Table 9-5 shows the reset conditions for some special
registers, while Table 9-6 shows the reset conditions
for all the registers.
9.4.7
POWER CONTROL/STATUS REGISTER
(PCON)
The power control/status register, PCON (address
8Eh) has four bits. See Figure 4-10 for register.
Bit0 is BOR (Brown-out Reset). BOR is unknown on a
Power-on-reset. It must initially be set by the user and
checked on subsequent resets to see if BOR = '0'
indicating that a Brown-out Reset has occurred. The
BOR status bit is a “don’t care” bit and is not necessar-
ily predictable if the brown-out circuit is disabled (by
clearing the BODEN bit in the Conguration word).
Bit1 is POR (Power-on Reset). It is cleared on a
Power-on Reset and is unaffected otherwise. The user
set this bit following a Power-on Reset. On subsequent
resets if POR is ‘0’, it will indicate that a Power-on
Reset must have occurred.
Bit2 is PER (Parity Error Reset). It is cleared on a Parity
Error Reset and must be set by user software. It will
also be set on a Power-on Reset.
Bit7 is MPEEN (Memory Parity Error Enable). This bit
reects the status of the MPEEN bit in conguration
word. It is unaffected by any reset or interrupt.
TABLE 9-3:
TIME-OUT IN VARIOUS SITUATIONS
Oscillator Conguration
Power-up
Brown-out Reset
Wake-up
from SLEEP
PWRTE = 0
PWRTE = 1
XT, HS, LP
72 ms + 1024 TOSC
1024 TOSC
72 ms + 1024 TOSC
1024 TOSC
RC
72 ms
—
72 ms
—
相關PDF資料 |
PDF描述 |
|---|---|
| PIC16C662T-20I/L | 8-BIT, OTPROM, 20 MHz, RISC MICROCONTROLLER, PQCC44 |
| PIC16C662T-04E/TQ | 8-BIT, OTPROM, 4 MHz, RISC MICROCONTROLLER, PQFP44 |
| PIC16LC715T-04/SS | 8-BIT, OTPROM, 4 MHz, RISC MICROCONTROLLER, PDSO20 |
| PIC16LC77-20I/TQ | 8-BIT, OTPROM, 20 MHz, RISC MICROCONTROLLER, PQFP44 |
| PIC16LF1828-E/ML | 8-BIT, FLASH, 32 MHz, RISC MICROCONTROLLER, PQCC20 |
相關代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PIC16C66T-04/SO | 功能描述:8位微控制器 -MCU 14KB 368 RAM 22 I/O RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
| PIC16C66T-04E/SO | 功能描述:8位微控制器 -MCU 14KB 368 RAM 22 I/O RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
| PIC16C66T-04I/SO | 功能描述:8位微控制器 -MCU 14KB 368 RAM 22 I/O RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
| PIC16C66T-10/SO | 功能描述:8位微控制器 -MCU 14KB 368 RAM 22 I/O RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
| PIC16C66T-10E/SO | 功能描述:8位微控制器 -MCU 14KB 368 RAM 22 I/O RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
發(fā)布緊急采購，3分鐘左右您將得到回復。