- 您現(xiàn)在的位置：買賣IC網 > PDF目錄367854 > PDI1394P22 (NXP Semiconductors N.V.) 3-port Physical Layer Interface(三端口物理層接口) PDF資料下載
參數(shù)資料
| 型號： | PDI1394P22 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | 3-port Physical Layer Interface(三端口物理層接口) |
| 中文描述： | 三端口物理層接口（三端口物理層接口） |
| 文件頁數(shù)： | 21/30頁 |
| 文件大小： | 163K |
| 代理商： | PDI1394P22 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁
Philips Semiconductors
Objective specification
PDI1394P22
3-port physical layer interface
1999 Jul 09
21
For a write register request, the length of the LREQ bit stream is
17 bits as shown in Table 14.
Table 14. Write Register Request
BIT(S)
NAME
DESCRIPTION
0
Start Bit
Indicates the beginning of the transfer
(always 1).
A 101 indicating that this is a write
register request.
Identifies the address of the PHY
register to be written to.
Gives the data that is to be written to the
specified register address.
Indicates the end of the transfer
(always 0).
1–3
Request Type
4–7
Address
8–15
Data
16
Stop Bit
For an acceleration control request, the length of the LREQ data
stream is 6 bits as shown in Table 15.
Table 15. Acceleration Control Request
BIT(S)
NAME
DESCRIPTION
0
Start Bit
Indicates the beginning of the transfer
(always 1).
A 110 indicating this is an acceleration
control request.
Asynchronous period arbitration
acceleration is enabled if 1, and
disabled if 0.
1–3
Request Type
4
Control
5
Stop Bit
Indicates the end of the transfer
(always 0).
For fair or priority access, the LLC sends the bus request (FairReq or
PriReq) at least one clock after the PHY-LLC interface becomes idle. If
the CTL terminals are asserted to the receive state (10b) by the PHY,
then any pending fair or priority request is lost (cleared). Additionally,
the PHY ignores any fair or priority requests if the Receive state is
asserted while the LLC is sending the request. The LLC may then
reissue the request one clock after the next interface idle.
The cycle master node uses priority bus request (PriReq) to send a
cycle start packet. After receiving or transmitting a cycle start
message, the LLC can issue an isochronous bus request (IsoReq).
The PHY will clear an isochronous request only when the bus has
been won.
To send an acknowledge packet, the link must issue an immediate
bus request (ImmReq) during the reception of the packet addressed
to it. This is required in order to minimize the idle gap between the
end of the received packet and the start of the transmitted
acknowledge packet. As soon as the receive packet ends, the PHY
immediately grants control of the bus to the LLC. The LLC sends an
acknowledgment to the sender unless the header CRC of the
received packet is corrupted. In this case, the LLC does not transmit
an acknowledge, but instead cancels the transmit operation and
releases the interface immediately; the LLC must not use this grant
to send another type of packet. After the interface is released, the
LLC may proceed with another request.
The LLC may request only one bus request at a time. Once the LLC
issues any request for bus access (ImmReq, IsoReq, FairReq, or
PriReq), it cannot issue another request until the PHY indicates that
the bus request was “l(fā)ost” (bus arbitration lost and another packet
received), or “won” (bus arbitration won and the LLC granted
control). The PHY ignores new bus requests while a previous bus
request is pending. All bus requests are cleared upon a bus reset.
For write register requests, the PHY loads the specified data into the
addressed register as soon as the request transfer is complete. For
read register requests, the PHY returns the contents of the
addressed register to the LLC at the next opportunity through a
status transfer. If a received packet interrupts the status transfer,
then the PHY continues to attempt the transfer of the requested
register until it is successful. A write or read register request may be
made at any time, including while a bus request is pending. Once a
read register request is made, the PHY ignores further read register
requests until the register contents are successfully transferred to
the LLC. A bus reset does not clear a pending read register request.
The PDI1394P22 includes several arbitration acceleration
enhancements which allow the PHY to improve bus performance
and throughput by reducing the number and length of inter-packet
gaps. These enhancements include autonomous (fly-by)
isochronous packet concatenation, autonomous fair and priority
packet concatenation onto acknowledge packets, and accelerated
fair and priority request arbitration following acknowledge packets.
Then enhancements are enabled when the EAA bit in PHY
register 5 is set.
The arbitration acceleration enhancements may interfere with the
ability of the cycle master node to transmit the cycle start packet
under certain circumstances. The acceleration control request is
therefore provided to allow the LLC to temporarily enable or disable
the arbitration acceleration enhancements of the PDI1394P22
during the asynchronous period. The LLC typically disables the
enhancements when its internal cycle counter rolls over indicating
that a cycle start packet is imminent, and then re-enables the
enhancements when it receives a cycle start packet. The
acceleration control request may be made at any time, however, and
is immediately serviced by the PHY. Additionally, a bus reset or
isochronous bus request will cause the enhancements to be
re-enabled, if the EAA bit is set.
相關PDF資料 |
PDF描述 |
|---|---|
| PDI1394P24 | 2-port 400 Mbps physical layer interface(2端口 400 Mbps物理層接口) |
| PDI40C1D00 | |
| PDI40C1300 | |
| PDI40C130R | |
| PDI40C130X | |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| PDI1394P22BD | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:3-port physical layer interface |
| PDI1394P23 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:2-port/1-port 400 Mbps physical layer interface |
| PDI1394P23BD | 功能描述:IC IEEE 1394 LINK CTRLR 64LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 標準包裝:3,000 系列:- 應用:PDA，便攜式音頻/視頻，智能電話 接口:I²C，2 線串口 電源電壓:1.65 V ~ 3.6 V 封裝/外殼:24-WQFN 裸露焊盤 供應商設備封裝:24-QFN 裸露焊盤（4x4） 包裝:帶卷 (TR) 安裝類型:表面貼裝 產品目錄頁面:1015 (CN2011-ZH PDF) 其它名稱:296-25223-2 |
| PDI1394P23BD,118 | 功能描述:輸入/輸出控制器接口集成電路 1394 2-PORT PHY NO NEW DESIGNS RoHS:否 制造商:Silicon Labs 產品: 輸入/輸出端數(shù)量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray |
| PDI1394P23BD,151 | 功能描述:輸入/輸出控制器接口集成電路 DO NOT USE ORDER -T PART RoHS:否 制造商:Silicon Labs 產品: 輸入/輸出端數(shù)量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復。