參數(shù)資料
型號(hào)： PDI1394P22
廠商： NXP Semiconductors N.V.
英文描述： 3-port Physical Layer Interface(三端口物理層接口)
中文描述： 三端口物理層接口（三端口物理層接口）
文件頁(yè)數(shù)： 18/30頁(yè)
文件大?。?/td> 163K
代理商： PDI1394P22
Philips Semiconductors
Objective specification
PDI1394P22
3-port physical layer interface
1999 Jul 09
18
17.2
Using the PDI1394P22 with a non-P1394a
link layer
The PDI1394P22 implements the PHY-LLC interface specified in the
P1394a Supplement. This interface is based upon the interface
described in informative Annex J of IEEE Std 1394-1995, which is the
interface used in older PHY devices. The PHY-LLC interface specified
in P1394a is completely compatible with the older Annex J interface.
The P1394a Supplement includes enhancements to the Annex J
interface that must be comprehended when using the PDI1394P22
with a non-P1394a LLC device.
A new LLC service request was added which allows the LLC to
temporarily enable and disable asynchronous arbitration
accelerations. If the LLC does not implement this new service
request, the arbitration enhancements should not be enabled (see
the EAA bit in PHY register 5).
The capability to perform multispeed concatenation (the
concatenation of packets of differing speeds) was added in order
to improve bus efficiency (primarily during isochronous
transmission). If the LLC does not support multispeed
concatenation, multispeed concatenation should not be enabled in
the PHY (see the EMC bit in PHY register 5).
In order to accommodate the higher transmission speeds expected
in future revisions of the standard, P1394a extended the speed
code in bus requests from 2 bits to 3 bits, increasing the length of
the bus request from 7 bits to 8 bits. The new speed codes were
carefully selected so that new P1394a PHY and LLC devices would
be compatible, for speeds from S100 to S400, with legacy PHY and
LLC devices that use the 2-bit speed codes. The PDI1394P22
correctly interprets both 7-bit bus requests (with 2-bit speed code)
and 8-bit bus requests (with 3-bit speed codes). Moreover, if a 7-bit
bus request is immediately followed by another request (e.g., a
register read or write request), the PDI1394P22 correctly interprets
both requests. Although the PDI1394P22 correctly interprets 8-bit
bus requests, a request with a speed code exceeding S400 results
in the PDI1394P22 transmitting a null packet (data-prefix followed
by data-end, with no data in the packet).
17.3
Forcing the /RESET pin low causes a Bus Reset condition on the
active cable ports, and resets the internal logic to the Reset Start
state. SYSCLK remains active. For power-up (and after Power
Down is asserted) /RESET must be asserted low for a minimum of
2 ms from the time that the PHY power reaches the minimum
required supply voltage. This is required to assure proper PLL
operation before the PHY begins using the clock. An internal pull-up
resistor is connected to V
DD
, so only an external delay capacitor is
required. When using a passive capacitor on the /RESET terminal to
generate a power-on reset signal, the minimum value of 0.1
μ
F and
also satisfies the following equation:
/Reset and Power Down
C
min
= 0.0077
×
T + 0.085
where C
min
is the minimum capacitance on the /RESET terminal in
μ
F, and T is the V
DD
ramp time, 10%–90%, in ms.
Additionally, an approximately 120 k
resistor should be connected
in parallel with the reset capacitor from the /RESET terminal to GND
to ensure that the capacitor is discharged when PHY power is
removed. An alternative to the passive reset is to actively drive
/RESET low for the minimum reset time following power on. This
input is a standard logic buffer and may also be driven by an open
drain logic output buffer.
The /RESET pin also has a n-channel pull-down transistor activated
by the Power Down pin. For a reset during normal operation, a 10 us
low pulse on this pin will accomplish a full PHY reset. This pulse, as
well as the 2 ms power up pulse, could be microprocessor
controlled, in which case the external delay capacitor would not be
needed. For more details on using single capacitor isolation with this
pin, please refer to the Philips Isolation Application Note AN2452
The Power Down input powers down all device functions with the
exception of the CNA circuit to conserve power in portable or
battery-powered applications. It must be held high for at least 3.5 ms
to assure a successful reset after power down. This pin is equipped
with Bus Hold circuitry and supports an optional isolation barrier.
相關(guān)PDF資料
PDF描述
PDI1394P24 2-port 400 Mbps physical layer interface(2端口 400 Mbps物理層接口)
PDI40C1D00
PDI40C1300
PDI40C130R
PDI40C130X
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PDI1394P22BD 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:3-port physical layer interface
PDI1394P23 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:2-port/1-port 400 Mbps physical layer interface
PDI1394P23BD 功能描述:IC IEEE 1394 LINK CTRLR 64LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 標(biāo)準(zhǔn)包裝:3,000 系列:- 應(yīng)用:PDA，便攜式音頻/視頻，智能電話 接口:I²C，2 線串口 電源電壓:1.65 V ~ 3.6 V 封裝/外殼:24-WQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-QFN 裸露焊盤（4x4） 包裝:帶卷 (TR) 安裝類型:表面貼裝 產(chǎn)品目錄頁(yè)面:1015 (CN2011-ZH PDF) 其它名稱:296-25223-2
PDI1394P23BD,118 功能描述:輸入/輸出控制器接口集成電路 1394 2-PORT PHY NO NEW DESIGNS RoHS:否 制造商:Silicon Labs 產(chǎn)品: 輸入/輸出端數(shù)量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray
PDI1394P23BD,151 功能描述:輸入/輸出控制器接口集成電路 DO NOT USE ORDER -T PART RoHS:否 制造商:Silicon Labs 產(chǎn)品: 輸入/輸出端數(shù)量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*