![](http://datasheet.mmic.net.cn/370000/P9S12XEP100J1VVLR_datasheet_16728329/P9S12XEP100J1VVLR_382.png)
Chapter 10 XGATE (S12XGATEV3)
MC9S12XE-Family Reference Manual , Rev. 1.07
382
Freescale Semiconductor
NOTE
When executing a branch (BCC, BCS,...), a jump (JAL) or an RTS
instruction,theXGATEprefetchesanddiscardstheopcodeofthefollowing
instruction. The XGATE will perform its software error handling actions
(see above) if this opcode fetch is illegal.
10.5
Interrupts
10.5.1
Incoming Interrupt Requests
XGATE threads are triggered by interrupt requests which are routed to the XGATE module (see
S12X_INT Section). Only a subset of the MCU’s interrupt requests can be routed to the XGATE. Which
specific interrupt requests these are and which channel ID they are assigned to is documented in Section
“Interrupts” of the
SoC Guide
.
10.5.2
Outgoing Interrupt Requests
There are three types of interrupt requests which can be triggered by the XGATE module:
4. Channel interrupts
For each XGATE channel there is an associated interrupt flag in the XGATE interrupt flag vector
(XGIF,see
Section 10.3.1.8,“XGATEChannelInterruptFlagVector(XGIF)”
).Theseflagscanbe
set through the "SIF" instruction by the RISC core. They are typically used to flag an interrupt to
the S12X_CPU when the XGATE has completed one of its task.
5. Software triggers
Software triggers are interrupt flags, which can be set and cleared by software (see
Section 10.3.1.9, “XGATE Software Trigger Register (XGSWT)”
). They are typically used to
trigger XGATE tasks by the S12X_CPU software. However these interrupts can also be routed to
the S12X_CPU (see
S12X_INT Section
) and triggered by the XGATE software.
6. Software error interrupt
The software error interrupt signals to the S12X_CPU the detection of an error condition in the
XGATEapplicationcode(see
Section 10.4.5,“SoftwareErrorDetection”
).Thisisanon-maskable
interrupt. Executing the interrupt service routine will automatically reset the interrupt line.
All outgoing XGATE interrupts, except software error interrupts, can be disabled by the XGIE bit in the
XGATE module control register (XGMCTL, see
Section 10.3.1.1, “XGATE Control Register
(XGMCTL)”
).
10.6
Debug Mode
The XGATE debug mode is a feature to allow debugging of application code.
10.6.1
Debug Features
In debug mode the RISC core will be halted and the following debug features will be enabled: