![](http://datasheet.mmic.net.cn/370000/P9S12XEP100J1VVLR_datasheet_16728329/P9S12XEP100J1VVLR_533.png)
Chapter 13 Analog-to-Digital Converter (ADC12B16CV1) Block Description
MC9S12XE-Family Reference Manual Rev. 1.07
Freescale Semiconductor
533
13.3.2.10 ATD Input Enable Register (ATDDIEN)
Read: Anytime
Write: Anytime
13.3.2.11 ATD Compare Higher Than Register (ATDCMPHT)
Writes to this register will abort current conversion sequence.
Read: Anytime
Write: Anytime
Module Base + 0x000C
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
R
W
IEN[15:0]
Reset
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Figure 13-12. ATD Input Enable Register (ATDDIEN)
Table 13-19. ATDDIEN Field Descriptions
Field
Description
15–0
IEN[15:0]
ATD Digital Input Enable on channel
x
(
x
= 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0)
— This bit controls
the digital input buffer from the analog input pin (AN
x
) to the digital data register.
0 Disable digital input buffer to AN
x
pin
1 Enable digital input buffer on AN
x
pin.
Note:
Setting this bit will enable the corresponding digital input buffer continuously. If this bit is set while
simultaneously using it as an analog port, there is potentially increased power consumption because the
digital input buffer maybe in the linear region.
Module Base + 0x000E
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
R
W
CMPHT[15:0]
Reset
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Figure 13-13. ATD Compare Higher Than Register (ATDCMPHT)
Table 13-20. ATDCMPHT Field Descriptions
Field
Description
15–0
CMPHT[15:0]
Compare Operation Higher Than Enable for conversion number
n
(
n
= 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5,
4, 3, 2, 1, 0) of a Sequence
— This bit selects the operator for comparison of conversion results.
0 If result of conversion
n
is
lower or same than
compare value in ATDDR
n
, this is flagged in ATDSTAT2
1 If result of conversion
n
is
higher than
compare value in ATDDR
n
, this is flagged in ATDSTAT2