參數(shù)資料
型號(hào)： OXCB950
廠商： Electronic Theatre Controls, Inc.
英文描述： Integrated High Performance UART Cardbus / PCI interface
中文描述： 綜合高性能的UART Cardbus / PCI接口
文件頁(yè)數(shù)： 36/68頁(yè)
文件大?。?/td> 409K
代理商： OXCB950
LCR[5:3]: Parity type
The selected parity type will be generated during
transmssion and checked by the receiver, which may
produce a parity error as a result. In 9bit mode parity is
disabled and LCR[5:3] is ignored.
LCR[5:3]
xx0
001
011
101
Parity bit forced to 1
111
Parity bit forced to 0
Data Sheet Revision 1.1
Page 36
OXCB950
OXFORD SEMICONDUCTOR LTD.
Parity type
No parity bit
Odd parity bit
Even parity bit
Table 17: LCR Parity Configuration
LCR[6]: Transmission break
logic 0
Break transmssion disabled.
logic 1
Forces the transmtter data output SOUT low to
alert the communication termnal, or send zeros in IrDA
mode.
It is the responsibility of the software driver to ensure that
the break duration is longer than the character period for it
to be recognised remotely as a break rather than data.
LCR[7]: Divisor latch enable
logic 0
Access to DLL and DLMregisters disabled.
logic 1
Access to DLL and DLMregisters enabled.
7.5.3
Line Status Register ‘LSR’
This register provides the status of data transfer to CPU.
LSR[0]: RHR data available
logic 0
RHR is empty: no data available
logic 1
RHR is not empty: data is available to be read.
LSR[1]: RHR overrun error
logic 0
No overrun error.
logic 1
Data was received when the RHR was full. An
overrun error has occurred. The error is flagged
when the data would normally have been
transferred to the RHR.
LSR[2]: Received data parity error
logic 0
No parity error in normal mode or 9
th
bit of
received data is ‘0’ in 9-bit mode.
logic 1
Data has been received that did not have
correct parity in normal mode or 9
th
bit of
received data is ‘1’ in 9-bit mode.
The Parity error flag will be set when the data itemin error
is at the top of the RHR and cleared following a read of the
LSR. In 9-bit mode LSR[2] is no longer a flag and
corresponds to the 9
th
bit of the received data in RHR.
LSR[3]: Received data framing error
logic 0
No framng error.
logic 1
Data has been received with an invalid stop bit.
This status bit is set and cleared in the same manner as
LSR[2]. When a framng error occurs, the UART will try to
re-synchronise by assumng that the error was due to
sampling the start bit of the next data item
LSR[4]: Received break error
logic 0
No receiver break error.
logic 1
The receiver received a break.
A break condition occurs when the SIN line goes low
(normally signifying a start bit) and stays low throughout
the start, data, parity and first stop bit. (Note that the SIN
line is sampled at the bit rate). One zero character with
associated break flag set will be transferred to the RHR
and the receiver will then wait until the SIN line returns
high. The LSR[4] break flag will be set when this data item
gets to the top of the RHR and it is cleared following a read
of the LSR.
LSR[5]: THR empty
logic 0
Transmtter FIFO (THR) is not empty.
logic 1
Transmtter FIFO (THR) is empty.
LSR[6]: Transmitter and THR empty
logic 0
The transmtter is not idle
logic 1
THR is empty and the transmtter has
completed the character in shift register and is
in idle mode. (I.e. set whenever the transmtter
shift register and the THR are both empty.)
LSR[7]: Receiver data error
logic 0
Either there are no receiver data errors in the
FIFO or it was cleared by a read of LSR.
logic 1
At least one parity error, framng error or break
indication in the FIFO.
In 450 mode LSR[7] is permanently cleared, otherwise this
bit will be set when an erroneous character is transferred
fromthe receiver to the RHR. It is cleared when the LSR is
read.
Note that in 16C550 this bit is only cleared when
all of the erroneous data are removed from the FIFO
. In
9-bit data framng mode parity is permanently disabled, so
this bit is not affected by LSR[2].
相關(guān)PDF資料
PDF描述
OXFW900 IEEE1394 to ATA/ATAPI Native Bridge
OXFW900-TQ-A IEEE1394 to ATA/ATAPI Native Bridge
OXFW911 IEEE1394 to ATA/ATAPI Native Bridge
OXFW911-TQ-A IEEE1394 to ATA/ATAPI Native Bridge
OZ6812 ACPI CardBus Controller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
OXCB950-TQAG 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI 32 bit PC Card bridge to serial prt RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
OXCB950-TQC60-A 制造商:OXFORD 制造商全稱:OXFORD 功能描述:Integrated High Performance UART Cardbus / 3.3v PCI interface
OXCF950 制造商:OXFORD 制造商全稱:OXFORD 功能描述:low cost asynchronous 16-bit PC card or Compact Flash UART device
OXCF950_06 制造商:OXFORD 制造商全稱:OXFORD 功能描述:low cost asynchronous 16-bit PC card or Compact Flash UART device
OXCF950B 制造商:PLX 制造商全稱:PLX 功能描述:16-bit PC card/CF+ bridge to serial port
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*