- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384806 > OX9162 (Electronic Theatre Controls, Inc.) Integrated Parallel Port/Local Bus and PCI interface PDF資料下載
參數(shù)資料
| 型號： | OX9162 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Integrated Parallel Port/Local Bus and PCI interface |
| 中文描述： | 綜合并口/本地總線和PCI接口 |
| 文件頁數(shù)： | 21/41頁 |
| 文件大?。?/td> | 347K |
| 代理商： | OX9162 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁
6 B
I
-
DIRECTIONAL
P
ARALLEL
P
ORT
Data Sheet Revision 1.1 PRELIMINARY
Page 21
OX9162
OXFORD SEMICONDUCTOR LTD.
6.1
Operation and Mode selection
The OX9162 offers a compact, low power, IEEE-1284
compliant host-interface parallel port, designed to interface
to many peripherals such as printers, scanners and
external drives. It supports compatibility modes, SPP,
NIBBLE, PS2, EPP and ECP modes. The register set is
compatible with the Microsoft
register definition. To
enable the parallel port function, the Mode & Test pins
should be set to ‘00’. The system can access the parallel
port via two 8-byte blocks of I/O space; BAR0 contains the
address of the basic parallel port registers, BAR1 contains
the address of the upper registers. These are referred to as
the ‘lower block’ and ‘upper block’ in this section. If the
upper block is located at an address 0x400 above the
lower block, generic PC device drivers can be used to
configure the port, as the addressable registers of legacy
parallel ports always have this relationship. If not, a custom
driver will be needed.
6.1.1
SPP (output-only) is the standard implementation of a
simple parallel port. In this mode, the PD lines always drive
the value in the PDR register. All transfers are done under
software control. Input must be performed in nibble mode.
Generic device driver-software may use the address in I/O
space encoded in BAR0 of function 1 to access the parallel
port. The default configuration allocates 8 bytes to BAR0 in
I/O space.
SPP mode
6.1.2
This mode is also referred to as bi-directional or compatible
parallel port. In this mode, directional control of the PD
lines is possible by setting & clearing DCR[5]. Otherwise
operation is similar to SPP mode.
PS2 mode
6.1.3
To use the Enhanced Parallel Port ‘EPP’ the mode bits
(ECR[7:5]) must be set to ‘100’. The EPP address and data
port registers are compatible with the IEEE 1284 definition.
A write or read to one of the EPP port registers is passed
through the parallel port to access the external peripheral.
In EPP mode, the STB#, INIT#, AFD# AND SLIN# pins
change from open-drain outputs to active push-pull (totem
pole) drivers (as required by IEEE 1284) and the pins
ACK#, AFD#, BUSY, SLIN# and STB# are redefined as
EPP mode
INTR#, DATASTB#, WAIT#, ADDRSTB# and WRITE#
respectively.
An EPP port access begins with the host reading or writing
to one of the EPP port registers. The device automatically
buffers the data between the I/O registers and the parallel
port depending on whether it is a read or a write cycle.
When the peripheral is ready to complete the transfer it
takes the WAIT# status line high. This allows the host to
complete the EPP cycle.
If a faulty or disconnected peripheral failed to respond to an
EPP cycle the host would never see a rising edge on
WAIT#, and subsequently lock up. A built-in time-out facility
is provided in order to prevent this from happening. It uses
an internal timer which aborts the EPP cycle and sets a
flag in the PSR register to indicate the condition. When the
parallel port is not in EPP mode the timer is switched off to
reduce current consumption. The host time-out period is
10
μ
s as specified with the IEEE-1284 specification.
The register set is compatible with the Microsoft
register
definition. Assuming that the upper block is located 400h
above the lower block, the registers are found at offset
000-007h and 400-402h.
6.1.4
The Extended Capabilities Port ‘ECP’ mode is entered
when ECR[7:5] is set to ‘011’. ECP mode is compatible
with Microsoft
register definition of ECP, and IEEE-1284
bus protocol and timing. This implementation of the ECP
port supports the optional decompression of received
compressed data, but does not compress transmit data.
Assuming that the upper block is located 400h above the
lower block, the registers are found at offset 000-007h and
400-402h.
6.2
Parallel port interrupt
ECP mode
The parallel port interrupt is asserted on INTA#. It is
enabled by setting DCR[4]. When DCR[4] is set, an
interrupt is asserted on the rising edge of the ACK#
(INTR#) pin and held until the status register is read, which
resets the INT# status bit (DSR[2]).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| OXCB950 | Integrated High Performance UART Cardbus / PCI interface |
| OXFW900 | IEEE1394 to ATA/ATAPI Native Bridge |
| OXFW900-TQ-A | IEEE1394 to ATA/ATAPI Native Bridge |
| OXFW911 | IEEE1394 to ATA/ATAPI Native Bridge |
| OXFW911-TQ-A | IEEE1394 to ATA/ATAPI Native Bridge |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| OX9240 | 制造商:RALTRON 制造商全稱:RALTRON 功能描述:OCXO |
| OX9241 | 制造商:RALTRON 制造商全稱:RALTRON 功能描述:OCXO |
| OX9340 | 制造商:RALTRON 制造商全稱:RALTRON 功能描述:OCXO |
| OX9341 | 制造商:RALTRON 制造商全稱:RALTRON 功能描述:OCXO |
| OX9440 | 制造商:RALTRON 制造商全稱:RALTRON 功能描述:OCXO |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。