參數(shù)資料
型號(hào): OX9162
廠商: Electronic Theatre Controls, Inc.
英文描述: Integrated Parallel Port/Local Bus and PCI interface
中文描述: 綜合并口/本地總線和PCI接口
文件頁(yè)數(shù): 20/41頁(yè)
文件大?。?/td> 347K
代理商: OX9162
5.3
Data Sheet Revision 1.1 PRELIMINARY
Page 20
OX9162
OXFORD SEMICONDUCTOR LTD.
Configuration & Programming
The configuration registers for the local bus controller are
described in sections 4.4.3 & 4.4.4. The values of these
registers after reset allow the host system to identify the
function and configure its base address registers.
Alternatively many of the default values can be re-
programmed during device initialisation through use of the
optional serial EEPROM (see section 7).
There is one I/O block space defined for each chip select.
The I/O space blocks can be varied in size from 4 bytes to
256 bytes (8 bytes is the default) by setting LT2[22:20]
(BAR 0) and LT2[26:24] (BAR 1). Varying the block size
means that I/O space can be allocated efficiently by the
system, whatever the application.
The memory space block is always 4K bytes, and always
divided into two chip-select regions of 2K byte each (only
the bottom 1K of each is accessible).
A soft reset facility is provided so software can
independently reset the peripherals on the local bus. The
local bus reset signals, LBRST and LBRST#, are always
active during a PCI bus reset and also when the
configuration register bit LT2[29] is set to 1.
The clock enable bit, when set, enables a copy of the PCI
bus clock output on the local bus pin LBCLK.
相關(guān)PDF資料
PDF描述
OXCB950 Integrated High Performance UART Cardbus / PCI interface
OXFW900 IEEE1394 to ATA/ATAPI Native Bridge
OXFW900-TQ-A IEEE1394 to ATA/ATAPI Native Bridge
OXFW911 IEEE1394 to ATA/ATAPI Native Bridge
OXFW911-TQ-A IEEE1394 to ATA/ATAPI Native Bridge
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
OX9240 制造商:RALTRON 制造商全稱:RALTRON 功能描述:OCXO
OX9241 制造商:RALTRON 制造商全稱:RALTRON 功能描述:OCXO
OX9340 制造商:RALTRON 制造商全稱:RALTRON 功能描述:OCXO
OX9341 制造商:RALTRON 制造商全稱:RALTRON 功能描述:OCXO
OX9440 制造商:RALTRON 制造商全稱:RALTRON 功能描述:OCXO