- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384806 > OX9162 (Electronic Theatre Controls, Inc.) Integrated Parallel Port/Local Bus and PCI interface PDF資料下載
參數(shù)資料
| 型號： | OX9162 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Integrated Parallel Port/Local Bus and PCI interface |
| 中文描述： | 綜合并口/本地總線和PCI接口 |
| 文件頁數(shù)： | 13/41頁 |
| 文件大小： | 347K |
| 代理商： | OX9162 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁
4.4.2
This register configures the operation of the multi-purpose I/O pins ‘MIO[1:0] as follows.
Bits
Description
1:0
MIO0 Configuration Register
00 -> MIO0 is a non-inverting input pin
01 -> MIO0 is an inverting input pin
10 -> MIO0 is an output pin driving ‘0’
11 -> MIO0 is an output pin driving ‘1’
3:2
MIO1 Configuration Register
00 -> MIO1 is a non-inverting input pin
01 -> MIO1 is an inverting input pin
10 -> MIO1 is an output pin driving ‘0’
11 -> MIO1 is an output pin driving ‘1’
4
MIO0_PME Enable. A value of ‘1’ enables MIO0 pin to set the
PME_Status in PMCSR register, and hence assert the PME# pin if
enabled. A value of ‘0’ disables MIO0 from setting the PME_Status bit.
5
MIO1_PME Enable. A value of ‘1’ enables MIO1 pin to set the
PME_Status in PMCSR register, and hence assert the PME# pin if
enabled. A value of ‘0’ disables MIO1 from setting the PME_Status bit.
6
MIO0 Power Down Request: A ‘1’ enables MIO0 to control the power
down request filter.
7
MIO1 Power Down Request: A ‘1’ enables MIO1 to control the power
down request filter.
31:8
Reserved
Data Sheet Revision 1.1 PRELIMINARY
Page 13
OX9162
OXFORD SEMICONDUCTOR LTD.
Multi-purpose I/O Configuration register ‘MIC’ (Offset 0x04)
Read/Write
EEPROM
W
Reset
00
PCI
RW
W
RW
00
W
RW
0
W
RW
0
W
RW
0
W
RW
0
-
R
00
4.4.3
The Local Bus Timing Parameter registers (LT1 and LT2) define the operation and timing parameters used by the Local Bus.
The timing parameters are programmed in 4-bit registers to define the assertion/de-assertion of the Local Bus control signals.
The value programmed in these registers defines the number of PCI clock cycles after a Reference Cycle when the events
occur, where the reference Cycle is defined as two clock cycles after the master asserts the IRDY# signal. The following
arrangement provides a flexible approach for users to define the desired bus timing of their peripheral devices. The timings refer
to I/O or Memory mapped accesses.
Bits
Description
3:0
Read Chip-select Assertion (Intel-type interface). Defines the number of
clock cycles after the Reference Cycle when the LBCS[1:0]# pins are
asserted (low) during a read operation from the Local Bus.
1
These bits are unused in Motorola-type interface.
7:4
Read Chip-select De-assertion (Intel-type interface). Defines the number
of clock cycles after the Reference Cycle when the LBCS[1:0]# pins are
de-asserted (high) during a read from the Local Bus.
1
These bits are unused in Motorola-type interface.
11:8
Write Chip-select Assertion (Intel-type interface). Defines the number of
clock cycles after the Reference Cycle when the LBCS[1:0]# pins are
asserted (low) during a write operation to the Local Bus.
1
Local Bus Timing Parameter register 1 ‘LT1’ (Offset 0x08):
Read/Write
EEPROM
W
Reset
0h
PCI
RW
W
RW
3h
(2h for
parallel port)
W
RW
0h
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| OXCB950 | Integrated High Performance UART Cardbus / PCI interface |
| OXFW900 | IEEE1394 to ATA/ATAPI Native Bridge |
| OXFW900-TQ-A | IEEE1394 to ATA/ATAPI Native Bridge |
| OXFW911 | IEEE1394 to ATA/ATAPI Native Bridge |
| OXFW911-TQ-A | IEEE1394 to ATA/ATAPI Native Bridge |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| OX9240 | 制造商:RALTRON 制造商全稱:RALTRON 功能描述:OCXO |
| OX9241 | 制造商:RALTRON 制造商全稱:RALTRON 功能描述:OCXO |
| OX9340 | 制造商:RALTRON 制造商全稱:RALTRON 功能描述:OCXO |
| OX9341 | 制造商:RALTRON 制造商全稱:RALTRON 功能描述:OCXO |
| OX9440 | 制造商:RALTRON 制造商全稱:RALTRON 功能描述:OCXO |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。