參數(shù)資料
型號： ORT82G5-2BM680
廠商： LATTICE SEMICONDUCTOR CORP
元件分類： FPGA
英文描述： FPGA, 1296 CLBS, 380000 GATES, PBGA680
封裝： PLASTIC, BGA-680
文件頁數(shù)： 85/110頁
文件大小： 1459K
代理商： ORT82G5-2BM680
76
Lattice Semiconductor
Data Sheet
January 25, 2002
8b/10b SERDES Backplane Interface FPSC
ORCA ORT82G5 1.0-1.25/2.0-2.5/3.125-3.5 Gbits/s
Pin Information (continued)
This section describes device I/O signals to/from the embedded core excluding the signals at the CIC boundary.
Table 30. FPSC Function Pin Description
Symbol
I/O
Description
Common Signals for Both SERDES A and B
PASB_RESETN
I
Active low reset for the embedded core. All non-SERDES specific registers
(addresses 308***, 309***, 30A***) in the embedded core are not reset.
PASB_TRISTN
I
Active low 3-state for embedded core output buffers.
PASB_PDN
I
Active low power down of all SERDES blocks and associated I/Os.
PASB_TESTCLK
I
Clock input for BIST and loopback test.
PBIST_TEST_ENN
I
Selection of PASB_TESTCLK input for BIST test.
PLOOP_TEST_ENN
I
Selection of PASB_TESTCLK input for loopback test.
PMP_TESTCLK
I
Clock input for microprocessor in test mode.
PMP_TESTCLK_ENN
I
Selection of PMP_TESTCLK in test mode.
PSYS_DOBISTN
I
Input to start BIST test.
PSYS_RSSIG_ALL
O
Output result of BIST test.
SERDES A and B Pins
REFCLKN_A
I
CML reference clock input—SERDES A.
REFCLKP_A
I
CML reference clock input—SERDES A.
REFCLKN_B
I
CML reference clock input—SERDES B.
REFCLKP_B
I
CML reference clock input—SERDES B.
REXT_A
I
Reference resistor—SERDES A.
REXT_B
I
Reference resistor—SERDES B.
REXTN_A
I
Reference resistor—SERDES A. A 3.32 K ± 1% resistor must be con-
nected across REXT_A and REXTN_A.
REXTN_B
I
Reference resistor—SERDES B. A 3.32 K ± 1% resistor must be con-
nected across REXT_B and REXTN_B.
HDINN_AA
I
High-speed CML receive data input—SERDES A, channel A.
HDINP_AA
I
High-speed CML receive data input—SERDES A, channel A.
HDINN_AB
I
High-speed CML receive data input—SERDES A, channel B.
HDINP_AB
I
High-speed CML receive data input—SERDES A, channel B.
HDINN_AC
I
High-speed CML receive data input—SERDES A, channel C.
HDINP_AC
I
High-speed CML receive data input—SERDES A, channel C.
HDINN_AD
I
High-speed CML receive data input—SERDES A, channel D.
HDINP_AD
I
High-speed CML receive data input—SERDES A, channel D.
HDINN_BA
I
High-speed CML receive data input—SERDES B, channel A.
HDINP_BA
I
High-speed CML receive data input—SERDES B, channel A.
HDINN_BB
I
High-speed CML receive data input—SERDES B, channel B.
HDINP_BB
I
High-speed CML receive data input—SERDES B, channel B.
HDINN_BC
I
High-speed CML receive data input—SERDES B, channel C.
HDINP_BC
I
High-speed CML receive data input—SERDES B, channel C.
HDINN_BD
I
High-speed CML receive data input—SERDES B, channel D.
HDINP_BD
I
High-speed CML receive data input—SERDES B, channel D.
相關(guān)PDF資料
PDF描述
ORT82G5-3BM680 FPGA, 1296 CLBS, 380000 GATES, PBGA680
OS10040280G-012 FIBER OPTIC RECEIVER, 1290-1600nm, PANEL MOUNT, FC/APC CONNECTOR
OT-WBSC-Y-A-10-X-9-M-3-05-FA FIBER OPTIC SPLITTER/COUPLER, 1X2PORT, 10.0, PANEL MOUNT, FC/APC CONNECTOR
OT-WBSC-Y-A-50-13-9-F-1-05-FA FIBER OPTIC SPLITTER/COUPLER, 1X2PORT, 50.0, PANEL MOUNT, FC/APC CONNECTOR
OT-WBSC-Y-A-50-X-9-O-1-99-SA FIBER OPTIC SPLITTER/COUPLER, 1X2PORT, 50.0, PANEL MOUNT, SC/APC CONNECTOR
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ORT82G5-2BM680C 功能描述:FPGA - 現(xiàn)場可編程門陣列 10368 LUT 372 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
ORT82G5-2BM680I 功能描述:FPGA - 現(xiàn)場可編程門陣列 10368 LUT 372 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
ORT82G5-2F680C 功能描述:FPGA - 現(xiàn)場可編程門陣列 ORCA FPSC 2.7Gbits/s BP XCVR 643K RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
ORT82G5-2F680I 功能描述:FPGA - 現(xiàn)場可編程門陣列 ORCA FPSC 2.7GBITS/s BP XCVR 643K RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
ORT82G5-2FN680C 功能描述:FPGA - 現(xiàn)場可編程門陣列 ORCA FPSC 1.5V 3.7 G b Bpln Xcvr 643K Gt RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*