- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98045 > MTB40N10E (ON SEMICONDUCTOR) 40 A, 100 V, 0.04 ohm, N-CHANNEL, Si, POWER, MOSFET PDF資料下載
參數(shù)資料
| 型號： | MTB40N10E |
| 廠商： | ON SEMICONDUCTOR |
| 元件分類： | JFETs |
| 英文描述： | 40 A, 100 V, 0.04 ohm, N-CHANNEL, Si, POWER, MOSFET |
| 封裝： | D2PAK-3 |
| 文件頁數(shù)： | 8/12頁 |
| 文件大?。?/td> | 119K |
| 代理商： | MTB40N10E |
MTB40N10E
http://onsemi.com
5
DRAIN–TO–SOURCE DIODE CHARACTERISTICS
Figure 8. Gate–To–Source and Drain–To–Source
Voltage versus Total Charge
Figure 9. Resistive Switching Time
Variation versus Gate Resistance
Figure 10. Diode Forward Voltage versus Current
VDS
,DRAIN-T
O-SOURCE
VOL
TAGE
(VOL
TS)
V GS
,GA
TE-T
O-SOURCE
VOL
TAGE
(VOL
TS)
0.60 0.65
0.70
0.75
0.80
1.0
VSD, SOURCE-TO-DRAIN VOLTAGE (VOLTS)
I S
,SOURCE
CURRENT
(AMPS)
RG, GATE RESISTANCE (OHMS)
1.0
10
100
t,TIME
(ns)
VDD = 50 V
ID = 40 A
VGS = 10 V
TJ = 25°C
tr
tf
td(off)
td(on)
VGS = 0 V
TJ = 25°C
0
QG, TOTAL GATE CHARGE (nC)
10
20
30
40
50
ID = 40 A
TJ = 25°C
0
10
15
20
40
10,000
1000
100
10
6
4
2
0
7
5
3
1
80
72
64
32
24
16
8
5
25
30
35
0.85
0.90
0.95
60
70
80
9
10
8
0
56
48
40
VGS
VDS
Q3
QT
Q2
Q1
SAFE OPERATING AREA
The Forward Biased Safe Operating Area curves define
the maximum simultaneous drain–to–source voltage and
drain current that a transistor can handle safely when it is
forward biased. Curves are based upon maximum peak
junction temperature and a case temperature (TC) of 25°C.
Peak repetitive pulsed power limits are determined by using
the thermal response data in conjunction with the procedures
discussed
in
AN569,
“Transient
Thermal
Resistance–General Data and Its Use.”
Switching between the off–state and the on–state may
traverse any load line provided neither rated peak current
(IDM) nor rated voltage (VDSS) is exceeded and the
transition time (tr,tf) do not exceed 10 s. In addition the total
power averaged over a complete switching cycle must not
exceed (TJ(MAX) – TC)/(R
θJC).
A Power MOSFET designated E–FET can be safely used
in switching circuits with unclamped inductive loads. For
reliable operation, the stored energy from circuit inductance
dissipated in the transistor while in avalanche must be less
than the rated limit and adjusted for operating conditions
differing from those specified. Although industry practice is
to rate in terms of energy, avalanche energy capability is not
a constant. The energy rating decreases non–linearly with an
increase of peak current in avalanche and peak junction
temperature.
Although many E–FETs can withstand the stress of
drain–to–source avalanche at currents up to rated pulsed
current (IDM), the energy rating is specified at rated
continuous current (ID), in accordance with industry
custom. The energy rating must be derated for temperature
as shown in the accompanying graph (Figure 12). Maximum
energy at currents below rated continuous ID can safely be
assumed to equal the values indicated.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MTB40N10ET4 | 40 A, 100 V, 0.04 ohm, N-CHANNEL, Si, POWER, MOSFET |
| MTB50N06VLT4 | 42 A, 60 V, 0.032 ohm, N-CHANNEL, Si, POWER, MOSFET |
| MTB50N06VL | 42 A, 60 V, 0.032 ohm, N-CHANNEL, Si, POWER, MOSFET |
| MTB50P03HDLT4 | 50 A, 30 V, 0.03 ohm, P-CHANNEL, Si, POWER, MOSFET |
| MTB52N06VLT4 | 52 A, 60 V, 0.025 ohm, N-CHANNEL, Si, POWER, MOSFET |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MTB40N10ET4 | 制造商:ON Semiconductor 功能描述:Trans MOSFET N-CH 100V 40A 3-Pin(2+Tab) D2PAK T/R |
| MTB44P04J3 | 制造商:CYSTEKEC 制造商全稱:Cystech Electonics Corp. 功能描述:P-Channel Enhancement Mode Power MOSFET |
| MTB45A06Q8 | 制造商:CYSTEKEC 制造商全稱:Cystech Electonics Corp. 功能描述:Dual N-Channel Logic Level Enhancement Mode Power MOSFET |
| MTB4N40ET4 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MTB4N50ET4 | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:ON Semiconductor 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。