- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359677 > MT90882BP1N (Zarlink Semiconductor Inc.) TDM to Packet Processors PDF資料下載
參數(shù)資料
| 型號(hào)： | MT90882BP1N |
| 廠商： | Zarlink Semiconductor Inc. |
| 英文描述： | TDM to Packet Processors |
| 中文描述： | TDM到分組處理器 |
| 文件頁(yè)數(shù)： | 66/97頁(yè) |
| 文件大?。?/td> | 702K |
| 代理商： | MT90882BP1N |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)當(dāng)前第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)
MT90880/1/2/3
Data Sheet
66
Zarlink Semiconductor Inc.
Connecting to multiple external memory devices
The four devices are connected in banks, and the MT90880 device automatically switches to the next bank
when the address exceeds the range of the bank. Therefore the MT90880 needs to be informed during
initialisation which memory size is being used. This affects the number of active address signals and the total
available memory size, as shown in Table 17. Inactive address signals always output a low state.
Connection to the memory devices is identical to that for a single memory device (see Figure 29), except that
the four memory bank write enable signals, and the four memory bank output enable signals are connected to
each memory device in turn, e.g. RAM_WE[0]# to device 1, RAM_WE[1]# to device 2, etc. All other connections
and tie-offs are the same.
Table 29 - Total Available Memory Size, Using Four External SSRAM Devices
SSRAM size
Total available capacity using 4 devices
Active address
signals
16 Mbs
8 Mbytes
20:2
8 Mbs
4 Mbytes
19:2
4 Mbs
2 Mbytes
18:2
2 Mbs
1 Mbytes
17:2
1 Mbs
0.5 Mbytes
16:2
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT90882IG | TDM to Packet Processors |
| MT90883A | TDM to Packet Processors |
| MT90883IG | TDM to Packet Processors |
| MT9088IG | TDM to Packet Processors |
| MT8960 | Integrated PCM Filter Codec |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT90882IG | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:TDM to Packet Processors |
| MT90883 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:TDM to Packet Processors |
| MT90883A | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:TDM to Packet Processors |
| MT90883A/IG | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:TDM to Packet Processors |
| MT90883BP1N | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:TDM to Packet Processors |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。