參數(shù)資料
型號: MT90221
廠商: Mitel Networks Corporation
英文描述: Quad IMA/UNI PHY Device
中文描述: 四IMA的/單向物理層設(shè)備
文件頁數(shù): 58/114頁
文件大小: 304K
代理商: MT90221
MT90221
50
7.3
TX ICP Register Description
Tables 38 to 40 describe the
TX ICP
registers.
Address (Hex):
Direct access
Reset Value (Hex):
148
Controls the transfer of TX ICP cells and frame pulse indication
0F
Bit #
Type
Description
7
6
5
4
3
R/W
R/W
R/W
R/W
R/W
When 1 indicates the end of a frame was detected in IMA Group #3. Cleared by writing 0.
When 1 indicates the end of a frame was detected in IMA Group #2. Cleared by writing 0.
When 1 indicates the end of a frame was detected in IMA Group #1. Cleared by writing 0.
When 1 indicates the end of a frame was detected in IMA Group #0. Cleared by writing 0.
When 1 indicate that the transfer of the TX ICP cell for IMA Group #3 is complete. Write 0
to initiate a transfer.
When 1 indicate that the transfer of the TX ICP cell for IMA Group #2 is complete. Write 0
to initiate a transfer.
When 1 indicate that the transfer of the TX ICP cell for IMA Group #1 is complete. Write 0
to initiate a transfer.
When 1 indicate that the transfer of the TX ICP cell for IMA Group #0 is complete. Write 0
to initiate a transfer.
2
R/W
1
R/W
0
R/W
Table 38 - TX ICP Cell Handler Register
Address (Hex):
Direct access
Reset Value (Hex):
149
Interrupt Enable register for the TX ICP Handler register
00
Bit #
Type
Description
7
R/W
Write a 1 will enable the generation of an interrupt from the end of a frame detection for
IMA Group 3. A 0 will inhibit the generation of an interrupt.
Write a 1 will enable the generation of an interrupt from the end of a frame detection for
IMA Group 2. A 0 will inhibit the generation of an interrupt.
Write a 1 will enable the generation of an interrupt from the end of a frame detection for
IMA Group 1. A 0 will inhibit the generation of an interrupt.
Write a 1 will enable the generation of an interrupt from the end of a frame detection for
IMA Group 0. A 0 will inhibit the generation of an interrupt.
Write a 1 will enable the generation of an interrupt when the transfer of the TX ICP cell for
the IMA Group 3 is completed. A 0 will inhibit the generation of an interrupt.
Write a 1 will enable the generation of an interrupt when the transfer of the TX ICP cell for
the IMA Group 2 is completed. A 0 will inhibit the generation of an interrupt.
Write a 1 will enable the generation of an interrupt when the transfer of the TX ICP cell for
the IMA Group 1 is completed. A 0 will inhibit the generation of an interrupt.
Write a 1 will enable the generation of an interrupt when the transfer of the TX ICP cell for
the IMA Group 0 is completed. A 0 will inhibit the generation of an interrupt.
6
R/W
5
R/W
4
R/W
3
R/W
2
R/W
1
R/W
0
R/W
Table 39 - TX ICP Cell Interrupt Enable Register
相關(guān)PDF資料
PDF描述
MT90221AL Quad IMA/UNI PHY Device
MT9041B T1/E1 System Synchronizer
MT9041BP T1/E1 System Synchronizer
MT9041 Multiple Output Trunk PLL
MT9041AP IC REG LDO 150MA 5.0V 0.5% 8SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT90221AL 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:Quad IMA/UNI PHY Device
MT90222 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:4/8/16 Port IMA/TC PHY Device
MT90222AG 制造商:Microsemi Corporation 功能描述:ATM IMA 40MBPS 2.5V 384BGA - Trays
MT90222AG2 制造商:Microsemi Corporation 功能描述:ATM IMA 40MBPS 2.5V 384BGA /BAKE/DRYPACK - Trays
MT90223AG 制造商:Microsemi Corporation 功能描述:ATM IMA 80MBPS 2.5V 384BGA - Trays