- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384759 > MT90221 (Mitel Networks Corporation) Quad IMA/UNI PHY Device PDF資料下載
參數(shù)資料
| 型號： | MT90221 |
| 廠商： | Mitel Networks Corporation |
| 英文描述： | Quad IMA/UNI PHY Device |
| 中文描述： | 四IMA的/單向物理層設(shè)備 |
| 文件頁數(shù)： | 42/114頁 |
| 文件大?。?/td> | 304K |
| 代理商： | MT90221 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁當(dāng)前第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁
MT90221
34
bit of the
Counter Transfer Command
register. The
value ’0x001010’ enables the counter IRQ and
’xxx00010’ disables (masks) it.
6.2
The MT90221 can generate interrupts from many
sources. All interrupt sources can be enabled or
disabled. Write action is required to clear the source
of interrupt. Interrupts are grouped on a per link
basis, with six sub-categories for each link and two
special types for the IMA Group configuration. These
special interrupts are only present in the Link 0 IRQ
Status
register.
Refer
representation of the interrupt register hierarchy.
Interrupt Block
to
Figure
18
for
a
6.2.1
IRQ Master Status and IRQ Master Enable
Registers
There is a
Master IRQ Status
register that reports
interrupts generated by any event on any of the eight
links. Each bit of this register corresponds to a link. A
’1’ in a bit position indicates that the associated link
is reporting an interrupt condition. For each bit in the
IRQ Master Status
register, there is a corresponding
bit in the
IRQ Master Enable
register. When any IRQ
source is active and the corresponding Enable bit is
’1’, then the IRQ pin will go LOW (active).
The
IRQ Master Status
register always reports the
current state of the source(s) of interrupt. It does not
latch the interrupt request(s); it only reports that one
or more bit(s) in one or more
IRQ Link Status
register(s) is (are) set.
The bits that are read as active (’1’ value) are
cleared when the source of the interrupt is cleared or
when the corresponding bit(s) in the
IRQ Link
Enable
register(s) is (are) set to 0. Writing to or
reading from the
IRQ Master Status
register has no
effect on the level of the interrupt pin.
6.2.2
Registers
There are four
IRQ Link Status
and four
IRQ Link
Enable
registers; one of each per link. The following
IRQ Link Status and IRQ Link Enable
Figure 18 - IRQ Register Hierarchy
S
T
A
T
U
S
Group Counters
UTOPIA IMA
Link 3
Link 2
Link 1
Link 0
Link 0
Link 3
IRQ PIN
LCD
LIF
LODS
IV
New RX ICP
Link UNI Overflow Status
Counters
Counters
4 TX
4 RX
S
T
A
T
U
S
Counters
4 UTOPIA
S
T
A
T
U
S
S
T
A
T
U
S
IMA
READY BIT/ICP CELL TIME *
Note
*
: These 2 IRQ signals are
only present in IRQ Status
register for Link 0.
1 UTOPIA
RX FIFO Overflow
IMA Group
OVERFLOW
1 set of registers
OVERFLOW
4 registers
Counters
4 UTOPIA
1 UTOPIA
RX FIFO Overflow
Frame
Pulse
Transfer
Done
TX ICP Cell
Handler Register
S
T
A
T
U
S
S
T
A
T
U
S
4 x IRQ
Link
Registers
1 x IRQ
Master
Registers
IMA GRP CNTRS
*
E
N
A
B
L
E
E
N
A
B
L
E
E
N
A
B
L
E
E
N
A
B
L
E
0
7
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT90221AL | Quad IMA/UNI PHY Device |
| MT9041B | T1/E1 System Synchronizer |
| MT9041BP | T1/E1 System Synchronizer |
| MT9041 | Multiple Output Trunk PLL |
| MT9041AP | IC REG LDO 150MA 5.0V 0.5% 8SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT90221AL | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:Quad IMA/UNI PHY Device |
| MT90222 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:4/8/16 Port IMA/TC PHY Device |
| MT90222AG | 制造商:Microsemi Corporation 功能描述:ATM IMA 40MBPS 2.5V 384BGA - Trays |
| MT90222AG2 | 制造商:Microsemi Corporation 功能描述:ATM IMA 40MBPS 2.5V 384BGA /BAKE/DRYPACK - Trays |
| MT90223AG | 制造商:Microsemi Corporation 功能描述:ATM IMA 80MBPS 2.5V 384BGA - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。