
21
2 Meg x 8 /1 Meg x 16 Even-Sectored Flash Memory
MT28F160S3_2 – Rev. 8/00
Micron Technology, Inc., reserves the right to change products or specifications without notice.
2000, Micron Technology, Inc.
2 MEG x 8/1 MEG x 16
SMART 3 EVEN-SECTORED FLASH
PRELIMINARY
Figure 3
WRITE-to-BUFFER Flowchart
YES
NO
NO
NO
YES
Set Timeout
Start
0
1
NO
Read Extended
Status Register
Issue WRITE Command
Eh8, Block Address
XR7=
Write Buffer
Timeout
Write Word or Byte
Count, Block Address
Write Buffer Data
Start Address
X = 0
Check
X = N
Abort
BUFFER WRITE
Command
Write to Another
Block Address
BUFFER
WRITE-to-
Flash Aborted
NO
Write Next Buffer
Data, Device Address
X = X + 1
BUFFER WRITE-to-Flash
Confirm D0h
Another
BUFFER WRITE
Read Status Register
SR7=
BUFFER WRITE-to-Flash Complete
Suspend Write
Issue READ
STATUS Command
0
YES
Suspend
Write Loop
1
YES
Full Status Check
if Desired
BUS
OPERATION COMMAND COMMENTS
WRITE
WRITE-to-
BUFFER
READ
Data = E8h
Block Address
XSR 7 = Valid
Addr = X
Check XSR 7
1 = Write Buffer Available
0 = Write Buffer Not
Available
Data = N = Word/Byte
Count
N = 0 Corresponds to
Count = 1
Addr = Block Address
Data = Write Buffer Data
Addr = Device Start
Address
Data = Write Buffer Data
Addr = Device Address
Data = D0h
Addr = X
STANDBY
WRITE
1,2
WRITE
3,4
WRITE
5,6
WRITE
BUFFER
WRITE-to-
FLASH
CONFIRM
READ
Status register data with
the device enabled, OE#
LOW
Updates SR
Addr = X
Check SR7
1 = ISM Ready
0 = ISM Busy
STANDBY
Full status check can be done after all erase and
write sequences complete. Write FFh after the last
operation to reset the device to read array mode.
NOTE:
1. Byte or word count values on DQ0-DQ7 are loaded into the count register. Count ranges on this device for byte mode
are N = 00h to 1Fh and for word mode are N = 0000h to 000Fh.
2. The device now outputs the status register when read (XSR is no longer available).
3. Write buffer contents will be programmed at the device start address or destination flash address.
4. Align the start address on a write buffer boundary for maximum programming performance (i.e., A4-A0 of the start
address = 0).
5. The device aborts the WRITE-to-BUFFER command if the current address is outside of the original block address.
6. The status register indicates an “ improper command sequence” if the WRITE-to-BUFFER command is aborted. Follow
this with a CLEAR STATUS REGISTER command.