- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371134 > MPC604E (Motorola, Inc.) PowerPC 604e-TM RISC Microprocessor Technical Summary PDF資料下載
參數(shù)資料
| 型號(hào)： | MPC604E |
| 廠商： | Motorola, Inc. |
| 英文描述： | PowerPC 604e-TM RISC Microprocessor Technical Summary |
| 中文描述： | 的PowerPC 604e -商標(biāo)RISC微處理器技術(shù)總結(jié) |
| 文件頁數(shù)： | 14/34頁 |
| 文件大?。?/td> | 117K |
| 代理商： | MPC604E |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當(dāng)前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁
14
PowerPC 604e RISC Microprocessor Technical Summary
cache block flush (
store (
dcbst
dcbf
) instruction, and cache block clean operations resulting from the data cache block
) instruction.
To ensure cache coherency, the 604e data cache supports the four-state MESI (modified/exclusive/shared/
invalid) protocol. The data cache tags are dual-ported, so the process of snooping does not affect other
transactions on the system interface. If a snoop hit occurs, the LSU is blocked internally for one cycle to
allow the eight-word block of data to be copied to the writeback buffer.
Like the instruction cache, the data cache can be invalidated all at once or on a per cache block basis. The
data cache can be disabled and invalidated by setting the HID0[17] and HID0[21] bits, respectively. The
data cache can be locked by setting HID0[19].
Each cache line contains eight contiguous words from memory that are loaded from an eight-word boundary
(that is, bits A27–A31 of the physical addresses are zero); thus, a cache line never crosses a page boundary.
Accesses that cross a page boundary can incur a performance penalty.
To ensure coherency among caches in a multiprocessor (or multiple caching-device) implementation, the
604e implements the MESI protocol on a per cache-block basis. MESI stands for modified/exclusive/
shared/invalid. These four states indicate the state of the cache block as follows:
Modified (M)—The cache block is modified with respect to system memory; that is, data for this
address is valid only in the cache and not in system memory.
Exclusive (E)—This cache block holds valid data that is identical to the data at this address in
system memory. No other cache has this data.
Shared (S)—This cache block holds valid data that is identical to this address in system memory
and at least one other caching device.
Invalid (I)—This cache block does not hold valid data.
Figure 3 describes the cache unit organization on the 604e.
Figure 3. Cache Unit Organization
Address Tag 1
Address Tag 2
Address Tag 3
Block 1
Block 2
Block 3
256 Sets
Address Tag 0
Block 0
8 Words/Block
State
State
State
State
Words 0–7
Words 0–7
Words 0–7
Words 0–7
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MPC755BPX350LE | RISC Microprocessor Hardware Specifications |
| MPC755BRX350LE | RISC Microprocessor Hardware Specifications |
| MPC755CPX400LE | RISC Microprocessor Hardware Specifications |
| MPC755CRX400LE | RISC Microprocessor Hardware Specifications |
| MPC755 | RISC Microprocessor Hardware Specifications |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MPC6071 | 制造商:International Rectifier 功能描述: |
| MPC616 | 制造商:Hammond Manufacturing 功能描述:6" X 16" MAGNET PANEL COVER |
| MPC-628-011B | 制造商:FCI 功能描述: |
| MPC628726C | 制造商:FCI 功能描述:- Bulk |
| MPC-6800 | 制造商:AAEON 制造商全稱:AAEON 功能描述:Intel Ultra Low Voltage Celeron Processor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。